Magnetoelastic NanoMagnet Logic Circuits

BY

DAVIDE GIRI
B.S., Politecnico di Torino, Turin, Italy, 2012

THESIS

Submitted as partial fulfillment of the requirements
for the degree of Master of Science in Electrical and Computer Engineering
in the Graduate College of the
University of Illinois at Chicago, 2015

Chicago, Illinois

Defense Committee:

Wenjing Rao, Chair and Advisor
Zhichun Zhu
Mariagrazia Graziano, Politecnico di Torino
This thesis is dedicated to my family and to my beloved grandparents.
ACKNOWLEDGMENTS

First and foremost, I would like to thank my advisors Prof. Graziano and Prof. Zamboni, for their guidance throughout this work. Without their constant support it would have been impossible for me to accomplish my research goals. My deepest gratitude goes also to my advisor at UIC, Prof. Wenjing Rao, who gave me the possibility to undertake this research work. I take this opportunity to express my gratitude to Dr. Marco Vacca and Giovanni Causapruno for their assistance and dedication. A special thanks goes to my mates at VLSI Laboratory. Eventually, I want to thank from the bottom of my heart my family and my friends for the unwavering support they always gave me during this experience in the United States.

DG
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>CHAPTER</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1.1</td>
<td>1</td>
</tr>
<tr>
<td>1.2</td>
<td>3</td>
</tr>
<tr>
<td>1.3</td>
<td>5</td>
</tr>
<tr>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>2.1</td>
<td>8</td>
</tr>
<tr>
<td>2.1.1</td>
<td>9</td>
</tr>
<tr>
<td>2.1.2</td>
<td>11</td>
</tr>
<tr>
<td>2.2</td>
<td>14</td>
</tr>
<tr>
<td>2.2.1</td>
<td>16</td>
</tr>
<tr>
<td>2.2.2</td>
<td>17</td>
</tr>
<tr>
<td>2.2.2.1</td>
<td>20</td>
</tr>
<tr>
<td>2.2.2.2</td>
<td>22</td>
</tr>
<tr>
<td>2.2.3</td>
<td>23</td>
</tr>
<tr>
<td>2.2.3.1</td>
<td>26</td>
</tr>
<tr>
<td>2.2.4</td>
<td>28</td>
</tr>
<tr>
<td>2.2.4.1</td>
<td>30</td>
</tr>
<tr>
<td>3</td>
<td>33</td>
</tr>
<tr>
<td>3.1</td>
<td>34</td>
</tr>
<tr>
<td>3.2</td>
<td>38</td>
</tr>
<tr>
<td>3.2.1</td>
<td>39</td>
</tr>
<tr>
<td>3.2.2</td>
<td>40</td>
</tr>
<tr>
<td>3.2.3</td>
<td>40</td>
</tr>
<tr>
<td>3.2.3.1</td>
<td>42</td>
</tr>
<tr>
<td>3.2.3.2</td>
<td>44</td>
</tr>
<tr>
<td>3.2.4</td>
<td>47</td>
</tr>
<tr>
<td>3.3</td>
<td>48</td>
</tr>
<tr>
<td>4</td>
<td>51</td>
</tr>
<tr>
<td>4.1</td>
<td>52</td>
</tr>
<tr>
<td>4.1.1</td>
<td>54</td>
</tr>
<tr>
<td>4.2</td>
<td>57</td>
</tr>
<tr>
<td>4.2.1</td>
<td>59</td>
</tr>
<tr>
<td>4.2.2</td>
<td>62</td>
</tr>
<tr>
<td>4.3</td>
<td>64</td>
</tr>
</tbody>
</table>
### TABLE OF CONTENTS (Continued)

<table>
<thead>
<tr>
<th>CHAPTER</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.3.1 Circuit design</td>
<td>65</td>
</tr>
<tr>
<td>4.3.1.1 Basic blocks</td>
<td>65</td>
</tr>
<tr>
<td>4.3.1.2 4-bit GFM</td>
<td>67</td>
</tr>
<tr>
<td>4.3.1.3 4-bit GFM with synchronization circuitry</td>
<td>69</td>
</tr>
<tr>
<td>4.3.2 VHDL description and circuit simulation</td>
<td>70</td>
</tr>
<tr>
<td>4.4 Magnetic Clock NML Implementation</td>
<td>74</td>
</tr>
<tr>
<td>4.4.1 Galois Multiplier scheme</td>
<td>75</td>
</tr>
<tr>
<td>4.4.2 Timing analysis</td>
<td>77</td>
</tr>
<tr>
<td>5 CASE STUDY I: GFM RESULTS COMPARISON</td>
<td>78</td>
</tr>
<tr>
<td>5.1 CMOS Results</td>
<td>78</td>
</tr>
<tr>
<td>5.1.1 Occupied area</td>
<td>79</td>
</tr>
<tr>
<td>5.1.2 Power consumption</td>
<td>81</td>
</tr>
<tr>
<td>5.2 Magnetoelastic NML Results</td>
<td>82</td>
</tr>
<tr>
<td>5.2.1 Upper synchronization network</td>
<td>83</td>
</tr>
<tr>
<td>5.2.2 Lower synchronization network</td>
<td>85</td>
</tr>
<tr>
<td>5.2.3 Occupied area</td>
<td>86</td>
</tr>
<tr>
<td>5.2.4 Power consumption</td>
<td>87</td>
</tr>
<tr>
<td>5.3 Magnetic Clock NML Results</td>
<td>88</td>
</tr>
<tr>
<td>5.3.1 Number of clock zones and magnets</td>
<td>88</td>
</tr>
<tr>
<td>5.3.2 Occupied area</td>
<td>89</td>
</tr>
<tr>
<td>5.3.3 Power consumption</td>
<td>90</td>
</tr>
<tr>
<td>5.4 Results Comparison</td>
<td>92</td>
</tr>
<tr>
<td>6 CASE STUDY II: MULTIPLY ACCUMULATE UNIT (MAC)</td>
<td>99</td>
</tr>
<tr>
<td>6.1 Parallel Implementation</td>
<td>101</td>
</tr>
<tr>
<td>6.1.1 Array Multiplier and Ripple Carry Adder</td>
<td>102</td>
</tr>
<tr>
<td>6.1.2 Full Adder and Half Adder</td>
<td>104</td>
</tr>
<tr>
<td>6.1.3 Basic blocks</td>
<td>106</td>
</tr>
<tr>
<td>6.1.4 VHDL description and circuit simulation</td>
<td>109</td>
</tr>
<tr>
<td>6.1.5 Timing Analysis</td>
<td>111</td>
</tr>
<tr>
<td>6.2 Serial-Parallel Implementation</td>
<td>113</td>
</tr>
<tr>
<td>6.2.1 Circuit scheme</td>
<td>113</td>
</tr>
<tr>
<td>6.2.2 ME-NML implementation</td>
<td>116</td>
</tr>
<tr>
<td>6.2.3 Timing analysis</td>
<td>121</td>
</tr>
<tr>
<td>6.3 Serial Implementation</td>
<td>122</td>
</tr>
<tr>
<td>6.3.1 Serial MAC scheme</td>
<td>123</td>
</tr>
<tr>
<td>6.3.1.1 Multiplier</td>
<td>123</td>
</tr>
<tr>
<td>6.3.1.2 Adder</td>
<td>125</td>
</tr>
<tr>
<td>6.3.1.3 Accumulator</td>
<td>125</td>
</tr>
<tr>
<td>6.3.2 Serial MAC with shared Accumulator</td>
<td>125</td>
</tr>
<tr>
<td>6.3.3 ME-NML implementation</td>
<td>127</td>
</tr>
</tbody>
</table>
# TABLE OF CONTENTS (Continued)

<table>
<thead>
<tr>
<th>CHAPTER</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.3.4</td>
<td>Timing analysis</td>
</tr>
<tr>
<td>7</td>
<td>CASE STUDY II: MAC RESULT COMPARISON</td>
</tr>
<tr>
<td>7.1</td>
<td>Parallel MAC Results</td>
</tr>
<tr>
<td>7.2</td>
<td>Serial-Parallel MAC Results</td>
</tr>
<tr>
<td>7.3</td>
<td>Serial MAC Results</td>
</tr>
<tr>
<td>7.4</td>
<td>Results Comparison</td>
</tr>
<tr>
<td>7.4.1</td>
<td>Comparison conditions</td>
</tr>
<tr>
<td>7.4.1.1</td>
<td>Interleaving</td>
</tr>
<tr>
<td>7.4.1.2</td>
<td>Equal throughput</td>
</tr>
<tr>
<td>7.4.2</td>
<td>Results exploiting interleaving</td>
</tr>
<tr>
<td>7.4.3</td>
<td>Results without exploiting interleaving</td>
</tr>
<tr>
<td>7.4.4</td>
<td>Final considerations</td>
</tr>
<tr>
<td>8</td>
<td>CONCLUSIONS</td>
</tr>
<tr>
<td>8.1</td>
<td>Future work</td>
</tr>
</tbody>
</table>

APPENDIX | 148

CITED LITERATURE | 205

VITA | 210
# LIST OF TABLES

<table>
<thead>
<tr>
<th>TABLE</th>
<th>DESCRIPTION</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>ADDITION AND MULTIPLICATION FOR GF(2)</td>
<td>52</td>
</tr>
<tr>
<td>II</td>
<td>POLYNOMIAL MAPPING AND MULTIPLICATION TABLE FOR GF(8). PRIMITIVE: $x^3 + x + 1$.</td>
<td>53</td>
</tr>
<tr>
<td>III</td>
<td>TIMING PERFORMANCE OF THE CMOS GFM</td>
<td>60</td>
</tr>
<tr>
<td>IV</td>
<td>POLYNOMIAL MAPPING FOR GF(16). PRIMITIVE: $x^4 + x + 1$.</td>
<td>62</td>
</tr>
<tr>
<td>V</td>
<td>MULTIPLICATION TABLE FOR GF(16). PRIMITIVE: $x^4 + x + 1$.</td>
<td>63</td>
</tr>
<tr>
<td>VI</td>
<td>TIMING PERFORMANCE OF THE ME-NML GFM</td>
<td>72</td>
</tr>
<tr>
<td>VII</td>
<td>TIMING PERFORMANCE OF THE MAGNETIC NML GFM</td>
<td>77</td>
</tr>
<tr>
<td>VIII</td>
<td>AREA OCCUPATION OF CMOS GFM BOTH WITH AND WITHOUT SYNCHRONIZATION CIRCUITY.</td>
<td>80</td>
</tr>
<tr>
<td>IX</td>
<td>POWER CONSUMPTION OF THE CMOS GFM BOTH WITH AND WITHOUT SYNCHRONIZATION CIRCUITY.</td>
<td>81</td>
</tr>
<tr>
<td>X</td>
<td>NUMBER OF CELLS AND MAGNETS OF THE BASIC BLOCKS FOR THE UPPER INTERCONNECTIONS</td>
<td>84</td>
</tr>
<tr>
<td>XI</td>
<td>NUMBER OF MAGNETS AND CELLS OF ME-NML GFM BOTH WITH AND WITHOUT SYNCHRONIZATION CIRCUITY.</td>
<td>86</td>
</tr>
<tr>
<td>XII</td>
<td>OCCUPIED AREA OF ME-NML GFM BOTH WITH AND WITHOUT SYNCHRONIZATION CIRCUITY.</td>
<td>87</td>
</tr>
<tr>
<td>XIII</td>
<td>POWER CONSUMPTION OF ME-NML GFM BOTH WITH AND WITHOUT SYNCHRONIZATION CIRCUITY.</td>
<td>89</td>
</tr>
<tr>
<td>XIV</td>
<td>DIMENSIONS AND NUMBER OF MAGNETS OF THE MAGNETIC NML GFM BOTH WITH AND WITHOUT SYNCHRONIZATION CIRCUITY.</td>
<td>90</td>
</tr>
</tbody>
</table>
## LIST OF TABLES (Continued)

<table>
<thead>
<tr>
<th>TABLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>XV</td>
<td>AREA OF THE MAGNETIC NML GFM BOTH WITH AND WITHOUT SYNCHRONIZATION CIRCUITRY</td>
</tr>
<tr>
<td>XVI</td>
<td>POWER OF THE MAGNETIC NML GFM, BOTH WITH AND WITHOUT SYNCHRONIZATION CIRCUITRY</td>
</tr>
<tr>
<td>XVII</td>
<td>RATIO BETWEEN RESULTS FOR ME-NML AND THOSE FOR CMOS AND MAGNETIC NML. THE THIRD TABLE SHOWS THE INTERCONNECTION OVERHEAD TRENDS OF EACH TECHNOLOGY</td>
</tr>
<tr>
<td>XVIII</td>
<td>TIMING PERFORMANCE OF THE PARALLEL MAC</td>
</tr>
<tr>
<td>XIX</td>
<td>TIMING PERFORMANCE OF THE SERIAL-PARALLEL MAC</td>
</tr>
<tr>
<td>XX</td>
<td>TIMING PERFORMANCE OF THE SERIAL MAC</td>
</tr>
<tr>
<td>XXI</td>
<td>PARALLEL MAC PERFORMANCE RESULTS</td>
</tr>
<tr>
<td>XXII</td>
<td>SERIAL-PARALLEL MAC PERFORMANCE RESULTS</td>
</tr>
<tr>
<td>XXIII</td>
<td>SERIAL MAC PERFORMANCE RESULTS</td>
</tr>
<tr>
<td>XXIV</td>
<td>COMPARISON OF THE 3 MAC IMPLEMENTATIONS, WITH THE THROUGHPUT BEING EQUAL</td>
</tr>
</tbody>
</table>
# LIST OF FIGURES

<table>
<thead>
<tr>
<th>FIGURE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>Possible states of a QCA cell: Stable states ‘0’ and ‘1’ and unstable NULL state.</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>6</td>
</tr>
<tr>
<td>3</td>
<td>8</td>
</tr>
<tr>
<td>Signal propagation through a 3 cells QCA wire. II) The first cell is forced to ‘1’. III) The second cell switches to ‘1’ due to electrostatic interaction. IV) The third cell switches.</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>9</td>
</tr>
<tr>
<td>5</td>
<td>12</td>
</tr>
<tr>
<td>Clock mechanism. A) Clock zones. B) Clock signals.</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>13</td>
</tr>
<tr>
<td>Simplest clock phases layout, the circuit’s area is partitioned in vertical stripes.</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>16</td>
</tr>
<tr>
<td>8</td>
<td>18</td>
</tr>
<tr>
<td>NML with Magnetic Clock mechanism. The magnetic field $H$ is generated by the current $I$ flowing through the copper wire, which is placed under the magnets plane.</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>19</td>
</tr>
<tr>
<td>The clock phase sequence is RESET, SWITCH, HOLD. A) Functioning in space (horizontally) and time (vertically) of a horizontal NML wire. B) The 3 clock signals. They are applied to different zones in space and they are repeated over time. They are the same in magnitude but with a 120 phase shift.</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>20</td>
</tr>
<tr>
<td>Snake-clock. (A) Top 2-D layout. (B) 3-D layout. The nanomagnets are placed between the two planes. Magnets cannot be placed where wires 2 and 3 are twisted.</td>
<td></td>
</tr>
</tbody>
</table>
## LIST OF FIGURES (Continued)

<table>
<thead>
<tr>
<th>FIGURE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>Example of a simple circuit based on the <em>Snake-Clock</em> system. Different background colours refer to different clock zones. The arrows show the signal flow direction.</td>
</tr>
<tr>
<td>12</td>
<td>Magnetoelastic NML clocking mechanism. A) No voltage applied. B) Voltage applied to the electrodes. The PZT substrate induces a strain on the nanomagnets forcing their magnetization to their intermediate state.</td>
</tr>
<tr>
<td>14</td>
<td>NML signal synchronization. The three inputs must arrive to the two AND ports simultaneously. To do so the input wires must pass through the same number of clock zones. (A) Not working routing. (B) Correct routing.</td>
</tr>
<tr>
<td>15</td>
<td>Data interleaving. In this example 3 operations are executed in parallel: ( A + B + C, D + E + F, G + H + I ). At every clock cycle the input data comes from a different operation. Since the feedback loop is 3 registers long, data from the same operation are fed with 3 clock cycles of delay.</td>
</tr>
<tr>
<td>16</td>
<td>ME-NML cells. A) 3 x 3 size. B) 3 x 5 size.</td>
</tr>
<tr>
<td>17</td>
<td>Full 3 x 3 Standard Cell Library for ME-NML.</td>
</tr>
<tr>
<td>18</td>
<td>Detailed measures of the ME-NML 3 x 3 cell.</td>
</tr>
<tr>
<td>19</td>
<td>A) VHDL hierarchical model. The information on energy dissipation and area occupation are propagated hierarchically toward the top entity. B) <em>generic</em> inputs and outputs of a Standard Cell.</td>
</tr>
<tr>
<td>20</td>
<td>A) CMOS Half Adder. B) ME-NML Half Adder. C) Waveforms for the 4-phase overlapped clock system. A color is associated to each clock signal. D) VHDL counterpart of the ME-NML circuit, it is the circuit described by the VHDL model. E) Timing diagram of an example of signal propagation through the adder.</td>
</tr>
<tr>
<td>21</td>
<td>Scheme of a 4-bit bit-serial Galois Field Multiplier (GF(2^4)).</td>
</tr>
<tr>
<td>FIGURE</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
</tr>
<tr>
<td>22</td>
<td>Scheme of the 4-bit fully pipelined Galois Field Multiplier.</td>
</tr>
<tr>
<td>23</td>
<td>CMOS implementation of the 4-bit fully pipelined GFM. (A) Preskew circuitry for dataB. (B) Circuit body.</td>
</tr>
<tr>
<td>24</td>
<td>3-inputs XOR function constructed with AND, OR and Inverter gates.</td>
</tr>
<tr>
<td>25</td>
<td>Basic blocks of the GFM. ME-NML blocks on top are matched with the correspondent CMOS blocks.</td>
</tr>
<tr>
<td>26</td>
<td>Magnetoelastic NML implementation of a 4-bit Galois Multiplier.</td>
</tr>
<tr>
<td>27</td>
<td>Equivalent circuit for the ME-NML GFM.</td>
</tr>
<tr>
<td>28</td>
<td>ME-NML Galois Multiplier with additional preskew and deskew networks.</td>
</tr>
<tr>
<td>29</td>
<td>Timing diagram of the operation 9 x 10 with the ME-NML 4-bit Galois Multiplier.</td>
</tr>
<tr>
<td>30</td>
<td>The 2-bit Magnetic NML Galois Multiplier, comprehensive of preskew and deskew networks.</td>
</tr>
<tr>
<td>31</td>
<td>The 4-bit Magnetic NML Galois Multiplier, comprehensive of preskew and deskew networks. The circuit is split in left part (on top) and right part (below), to facilitate its comprehension.</td>
</tr>
<tr>
<td>32</td>
<td>Post-route layout of the GFM in its CMOS implementation.</td>
</tr>
<tr>
<td>33</td>
<td>Comparison of area occupation for the CMOS GFM both with and without synchronization circuitry.</td>
</tr>
<tr>
<td>34</td>
<td>Comparison of power consumption for the CMOS GFM both with and without synchronization circuitry.</td>
</tr>
<tr>
<td>35</td>
<td>Basic blocks for the upper interconnections.</td>
</tr>
<tr>
<td>36</td>
<td>Layout of the upper interconnections for the 8-bit GFM. The second table is the optimized layout.</td>
</tr>
<tr>
<td>37</td>
<td>Basic blocks for the lower interconnections.</td>
</tr>
<tr>
<td>FIGURE</td>
<td>PAGE</td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
</tr>
<tr>
<td>38</td>
<td>Layout of the lower interconnections for the 7-bit, 8-bit and 9-bit GFM.</td>
</tr>
<tr>
<td>39</td>
<td>Comparison of area occupation for the ME-NML GFM both with and without synchronization circuitry.</td>
</tr>
<tr>
<td>40</td>
<td>Comparison of area occupation for the Magnetic NML GFM both with and without synchronization circuitry.</td>
</tr>
<tr>
<td>41</td>
<td>Area comparison between the three GFM implementations without synchronization networks.</td>
</tr>
<tr>
<td>42</td>
<td>Power comparison between the three GFM implementations without synchronization networks.</td>
</tr>
<tr>
<td>43</td>
<td>Area comparison between the three GFM implementations with synchronization networks.</td>
</tr>
<tr>
<td>44</td>
<td>Power comparison between the three GFM implementations with synchronization networks.</td>
</tr>
<tr>
<td>45</td>
<td>Multiply Accumulate unit scheme.</td>
</tr>
<tr>
<td>46</td>
<td>4-bit MAC scheme. Array Multiplier on the left and Ripple Carry Adder on the right.</td>
</tr>
<tr>
<td>47</td>
<td>Half Adder and Full Adder realized with both ME-NML and CMOS technologies. (A) Half Adder. (B) Full Adder.</td>
</tr>
<tr>
<td>48</td>
<td>4-bit parallel ME-NML MAC unit. Labels identify the base blocks of Multiplier and Adder.</td>
</tr>
<tr>
<td>49</td>
<td>Base blocks of the Array Multiplier for the parallel MAC.</td>
</tr>
<tr>
<td>50</td>
<td>Base blocks of the Ripple Carry Adder for the parallel MAC.</td>
</tr>
<tr>
<td>51</td>
<td>Base blocks for the interconnections of the parallel MAC implementation.</td>
</tr>
<tr>
<td>52</td>
<td>Critical paths of the parallel MAC. (A) Critical paths of multiplier’s base blocks. (B) Feedback loop of adder’s base blocks.</td>
</tr>
<tr>
<td>53</td>
<td>Body of the 4-bit serial-parallel MAC.</td>
</tr>
<tr>
<td>FIGURE</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>54</td>
<td>Full scheme of the 4-bit serial-parallel MAC.</td>
</tr>
<tr>
<td>55</td>
<td>Full Adder block for the serial-parallel MAC. Three patterns underline horizontal crossing, vertical crossing and feedback loop.</td>
</tr>
<tr>
<td>56</td>
<td>ME-NML implementation of the serial-parallel MAC.</td>
</tr>
<tr>
<td>57</td>
<td>Basic blocks for each region of the serial-parallel MAC.</td>
</tr>
<tr>
<td>58</td>
<td>Scheme of the 4-bit serial MAC (preliminary implementation).</td>
</tr>
<tr>
<td>59</td>
<td>Handmade 4-bit multiplication algorithm.</td>
</tr>
<tr>
<td>60</td>
<td>Scheme of the 8-bit serial MAC with shared Accumulator and Adder.</td>
</tr>
<tr>
<td>61</td>
<td>Base blocks of the 8-bit serial MAC with shared Accumulator and Adder.</td>
</tr>
<tr>
<td>62</td>
<td>ME-NML implementation of the 8-bit serial MAC with shared Accumulator and Adder.</td>
</tr>
<tr>
<td>63</td>
<td>Central blocks of Multiplier and Adder for an optimized version of the Parallel MAC.</td>
</tr>
<tr>
<td>64</td>
<td>Area comparison of the three MAC implementations exploiting interleaving and with the throughput being equal.</td>
</tr>
<tr>
<td>65</td>
<td>Power comparison of the three MAC implementations exploiting interleaving and with the throughput being equal.</td>
</tr>
<tr>
<td>66</td>
<td>Area comparison of the three MAC implementations without interleaving and with the throughput being equal.</td>
</tr>
<tr>
<td>67</td>
<td>Power comparison of the three MAC implementations without interleaving and with the throughput being equal.</td>
</tr>
</tbody>
</table>
SUMMARY

Among the several alternative technologies proposed for the post-CMOS scenario, Quantum-dot Cellular Automata (QCA) is one of most promising for its high level of integration and low power consumption. The magnetic based implementation of QCA, named NanoMagnet Logic (NML), is the only one that can both work at room temperature and is feasible with current fabrication processes. Also, its magnetic nature opens up to new possibilities, like developing logic circuits with an intrinsic memory ability.

The base cells of NML technology are nanomagnets, which can be arranged on a plane to create any logic circuit. There is no standby power consumption and the energy required for magnets switching is several orders of magnitude lower than latest CMOS transistors. However the network for controlling the cells’ magnetization can nullify the advantages in terms of power losses. This is the case of the Magnetic Clock NML [1], which has been extensively and thoroughly studied in literature. A novel implementation of NML technology, the Magnetoelastic NML (ME-NML), drives the nanomagnets through an electric field instead of a magnetic field, highly reducing the power consumption. This solution has already been proved theoretically and experimentally, however up to now only elementary circuits have been studied.

The Magnetoelastic NML is the subject of this work. To fully understand its potential it is mandatory to analyze complex architectures keeping into account all the physical constraints related to the fabrication process.
SUMMARY (Continued)

First of all, because of the absence of a tool for design and simulation, we developed a RTL model for handling ME-NML circuits. The model also embeds the capability of evaluating area occupation and power consumption. Due to the strong regularity of the ME-NML circuits layout, we were able to define a Standard Cell library, which is a big step toward the creation of an aided design tool.

Secondly, through a case study we developed an accurate comparison of ME-NML with the Magnetic Clock NML and the state of the art CMOS transistor. ME-NML performances were excellent, enough to largely overcome both the other technologies. This was also the first approach to ME-NML from the architectural level, so it provided general information on circuit design. Nonetheless we could generalize the behavior of our case study to serial-parallel architectures.

Once the validity over other technologies was proven, it was mandatory to understand which kind of architectural organization maximizes the performance of the ME-NML. Therefore through a second case study we performed the first step of this investigation, comparing three different versions of a MAC unit: parallel, serial-parallel and serial. The parallel approach guarantees the best results, but it requires a certain level of interleaving.

In addition to attaining their specific goal, each one of the two case studies has been very resourceful in other fields. In fact they both helped identifying, from an architectural point of view, the major limitations of ME-NML technology as well as its strengths. Therefore this work also provides the first general guidelines for ME-NML design.
CHAPTER 1

INTRODUCTION

1.1 CMOS scaling

Over the past three decades the inexorable evolution of electronics had as foundation the ever-smaller device dimensions of silicon-based CMOS technology, which has been exponentially improving in both performance and density of integration. Today, however, the conventional physical scaling is experiencing asperities and, as forecasted in the International Technology Roadmap for Semiconductors [2], it is expected to reach its boundaries soon.

This decay counts several factors [3], physical and material limits above all. Basically, due to both electrostatics and tunneling mechanisms, ultra-small MOSFETs leakage currents begin to be comparable to the drain current. The increased leakage current, due to downsizing, forbids the threshold and supply voltages reduction, denying a speed increase. Correspondingly the higher electric field and the high concentration of dopants deeply impact electronic transport. These are some of the well known effects of down scaling: Drain Induced Barrier Lowering (DIBL), Short Channel Effect (SCE), Punch-Through and subthreshold inversion, mobility degradation, band-to-band tunneling [4][5]. Another challenge involves power consumption and thermal dissipation: The power density has been growing, as the supply voltage did not scale as much as the channel length. Furthermore some constraints come from economical aspects and the lithography-based fabrication techniques.
Due to all these factors, keeping up with the Moore’s Law will most probably be a challenge that will not be answered by Silicon CMOS nanoelectronics. A lot of research on alternative technologies has been carried out to preserve the same rate of performance improvements. The efforts have been focused toward two main directions [2]:

- Innovation of CMOS materials and structures. Demonstrated examples are: SOI (Silicon On Insulator) transistors, with an insulator layer between substrate silicon body, and FinFET, where a multigate structure heavily reduces short channel effects.

- Creation of completely new nanoelectronic devices, called “Beyond CMOS Devices”, able to replace CMOS technology. One of the most promising architectures is the Quantum-dot Cellular Automata (QCA). Nanotechnologies like QCA offer very high integration density, but they are still in a premature stage: A reliable and functional realization still requires extended study from the device up to the architectural level.

Current transistors exploit electronic charge to store information, therefore switching between logic levels involves charge movement, thus requiring a current flow and a consequent Joule dissipation. Energy losses are then an intrinsic characteristic of charge based electronics and, as explained before, highly scaled transistors will not be able to preserve the charge due to significant leakage. It is clear that charge based devices do not seem to be able to maintain the cost per function improvements of the last decades. The idea is to replace the charge with a new kind of information token such as for instance: Polarization of nanomagnets, change in molecular configuration, electron spin or position of a micromechanical object.
1.2 Quantum-Dot Cellular Automata (QCA)

Ever since the introduction of the Cellular Automata idea in 1993 [6], Quantum-Dot Cellular Automata (QCA) has been attracting an increasing interest. It is a valuable candidate for the post-CMOS era, because it effectively addresses the problems of device density and power dissipation.

QCA technology foundation is a bistable base cell; properly organized arrays of these cells can realize logic functions. The first proposed implementation used a square cell with 4 quantum dots in the corners. Since electrons repel each other, if two electrons are available for each cell, at equilibrium they will be found in two diagonal dots. Since there are only two diagonals, only two states are possible: '0' and '1' [7]. To allow a correct signal propagation we will see in Chapter 2 that a third unstable state (NULL state) is necessary, therefore two more dots need to be added (Figure 1). This is just the generic base cell, but the theoretical principle of the QCA can be realized in other ways, depending on the technology used.
Up to now the literature contains five physical implementations, while the first two present strong limitations, the others are way more promising.

- **Metal QCA** [8][9]. This was the first physical implementation and it had a purely demonstrative purpose. In fact it can work only at temperatures close to the absolute zero, unless the cell size is downscaled to atomic values. The base cell is composed by metallic structures on a $SiO_2$ substrate and the quantum dots are basically aluminum islands. The links between dots are made of $Al_2O_3$ tunnel junctions.

- **Semiconductor QCA** [10][11]. This approach exploits common electronic devices’ structures, the cells and their dots are realized with GaAs and Si-Ge heterostructures. The electrons behavior is driven by a voltage applied to metal contacts. Compared to Metal QCA the operation temperature can be higher, but still it does not work at room temperature. Another limitation concerns the available fabrication processes, which cannot meet the requirement of very small and identical cells.

- **Magnetic QCA or NanoMagnet Logic (NML)** [12]. The base cell is a single-domain nanomagnet with dimensions lower than 100nm, its two possible magnetizations correspond to ‘0’ and ‘1’ logic values [13]. About speed (hundreds of $MHz$) and dimensions this implementation is less interesting than the Molecular QCA, it is also slower than CMOS systems. What makes Magnetic QCA attractive lies in its magnetic nature, it has exceptionally low power consumption and a strong logic-in-memory predisposition [1][14][15]. But the most relevant advantage is the physical realization feasibility with current technol-
ogy, it allows to study and experiment on QCA based architectures on a higher abstraction than the single cell, facing directly design problems common to any QCA implementation.

- **Molecular QCA** [16]. The fundamental states of the Molecular QCA cell correspond to different charge distributions in a complex molecule, the charge movement can be triggered by electrons reacting with the oxide-reduction center of the molecule. Using molecules every QCA cell would be identical to the others and would have the very competitive dimension of a few nanometers. Moreover molecules reactions work perfectly at room temperature and are extremely fast, the expected switching speed of this implementation is of the order of $THz$ [17][18][19]. This is the most promising approach, even though a functioning realization is still far: Current technology cannot manipulate single molecules as required yet. Another delicate issue is the transduction of electrical signals from and to information understandable by the molecule, up to now there is not any valid solution to this.

- **Silicon Atomic QCA** [20]. The QCA principle is implemented using atoms as quantum-dots. It has been proved that the dangling bond (DB) state of silicon atoms can be exploited as a quantum dot. Up to now the experimental results are promising and the electrostatic control over the charge within DB assemblies has been verified [21].

1.3 **Magnetic QCA**

Magnets have already been used in electronics for memory applications, the innovation of Magnetic Quantum dot Cellular Automata (MQCA), also called NanoMagnetic Logic (NML), is to use magnets to implement logic functions. The result are digital circuits with intrinsic
Figure 2. A) Hysteresis cycle of a multidomain magnetic material. B) Hysteresis cycle of a single domain magnetic signal. C) The two stable states of the NML base cell.

Memory capability [22]. The current fabrication techniques allow to produce the NML base cells [23], which are nanomagnets with dimensions between 50\,nm and 100\,nm. Magnets so small behave differently than bigger ones, they have only one magnetic domain, which means that the magnetization does not vary across the magnet, and the hysteresis cycle gets as in Figure 2.B. Hence nanomagnets smaller than 100\,nm can have two stable states only, which will be used to represent ‘0’ and ‘1’ values. The hysteresis cycle describes how magnetization (M) changes as a function of the magnetic field (H) applied.

As already anticipated there are several reasons that make the NML study worthy, even if the working frequency is limited:

- NML is the only QCA implementation that works at room temperature and it can be fabricated with current technology [23].
• Magnets do not dissipate static power and a single magnet switching absorbs around $30k_B T$. Therefore NML potentially has an extremely low power consumption.

• Since the difference between QCA and CMOS technologies is bottomless, to fully comprehend the potential of QCA, it is mandatory to investigate complex architectures, also considering all the working and fabrication constrains. Fortunately most of the architectural study on NML could probably be applied to other implementations like the molecular QCA, which seems far more promising than Magnetic QCA but it is still not supported by current technology.
CHAPTER 2

NML BACKGROUND

2.1 QCA basics

The QCA base cell described in Section 1.2 contains six quantum dots, allowing to represent the ‘0’ and ‘1’ logic values and the NULL state (Figure 1). Placing cells one next to the other on the same plane it is possible to construct digital circuits, where the signal propagation through cells is due to electrostatic interaction. A series of adjacent cells is called wire, Figure 3 represents step by step the information propagation through a 3 cells wire. Forcing the first cell to ‘1’ causes the switch of the nearby cell, due to electrons repulsion. In the same way

Figure 3. Signal propagation through a 3 cells QCA wire. II) The first cell is forced to ‘1’. III) The second cell switches to ’1’ due to electrostatic interaction. IV) The third cell switches.
the second cell, after switching to ‘1’, will influence the last one. We can say that information propagates with a Domino-like effect.

2.1.1 Logic Gates

![Logic Gates Diagram]

Figure 4. Logic gates of QCA. A) Wire. B) Crosswire. C) Inverter. D) Majority Gate.

QCA technology counts four basic logic blocks, they are depicted in Figure 4, where \( \text{IN} \) and \( \text{OUT} \) identify inputs and outputs. The blocks are: The wire (Figure 4.A), the crosswire (Figure 4.B), the inverter (Figure 4.C), the majority gate, also called majority voter (Figure 4.D). These are the standard gates of the theoretical QCA, keep in mind that each different QCA implementation has a slightly different ports set, even if the basic concepts remain unchanged.

**Crosswire**

The crosswire allows two independent signals to cross each other on the same plane.
without interference. The one in Figure 4.B is just one example of crosswire, its actual realization strongly depends on the QCA implementation adopted. An alternative that has been proposed is to use multilayer structures, just like with CMOS technology. Even though it seems that this solution would be suitable for Magnetic QCA, unfortunately at the current time a multilayer structure is still not feasible due to fabrication complexity.

**Inverter**

Its logic function is a simple inversion, obtained through a diagonal coupling of cells. Notice that the signal gets duplicated before the inversion to strengthen the diagonal electrostatic interaction, which is weaker than the horizontal or vertical ones. Based on the QCA implementation employed, there are other possible configurations that provide inversion.

**Majority Gate**

This logic block is a peculiarity of QCA circuits, together with the inverter it allows to design any logic function. It is a three input port, where the output is equal to the majority of the input values. Referring to Figure 4.D, notice that the central cell is subject to the influence of the top, left and bottom cells. The output will be ’1’ if that is the value of at least two inputs, and the same works for ’0’. The majority gate (or majority voter) logic function is:

\[ F = AB + BC + AC. \]
2.1.2 Signal propagation and Clock

Despite what said above, the electrostatic interaction is not strong enough for a signal to propagate through a wire. The switching of a cell requires as much energy as the barrier between its two stable states, that is the energy keeping electrons trapped in the dots. Of course this amount of energy $E_k$ (Kink Energy) is strictly related to the QCA implementation used, the cell size and the operating temperature. However this value is generally high enough not to allow autonomous data propagation. For this reason there is the need for an external mean able to control the signal propagation by acting on the energy barrier between the two stable states. Such barrier can be lowered by applying an electric field, as a consequence the electrons will be forced into the central dots leaving the cell in an unstable state, which is referred to as NULL state. Once removed the external field the cell will stabilize either at '0' or '1', depending on the state of neighbor cells.

So the main idea is that if we want a cell to assume the same value as its neighbor, we force such cell in an unstable state through an external electric field, and then we simply release the field. This control field is called clock. In principle this technique could work with an infinite number of cascaded cells, but practically the number has to be small. Otherwise there will be propagation errors mainly due to thermal noise [24]. Therefore a spatial flow control system is mandatory.

From the remarks above it is clear that a signal cannot pass through a whole circuit at once, the cells pattern would be too long. The solution is to break the circuit in small sections and let signals go over one section at a time, in a pipelined manner. So circuits are partitioned in
small areas, where each area counts a limited number of cascaded cells; this areas will be called 
clock zones. In the classical scheme the spatial and timing control of the circuit is conferred to 
a four phases clocking system. There are then four clock signals with the same waveform but 
different phase. The 2nd, 3rd and 4th clocks will have respectively 90°, 180°, 270° phase shift 
with respect to the 1st clock. Each of the partitioned section will receive one of the four clocks, 
a correct assignment of the clocks will assure a correct circuit functioning.

Figure 5 shows the clock waveforms on the right and the functioning of a wire divided into 
four clock zones on the left. As explained we need a clock that can force cells in their unstable
Figure 6. Simplest clock phases layout, the circuit’s area is partitioned in vertical stripes.

state before the switching phase. The clock waveform has got four phases, as clearly pointed out by Figure 5.B:

**Hold phase.** The potential barrier is kept high by a high clock voltage. The cell cannot be influenced by neighbors.

**Release phase.** The clock voltage goes from high to low and so does the energy barrier. At the end of this phase the cell reaches its NULL state.

**Relax phase.** The potential barrier is kept low, so the barrier between stable states stall at its minimum. The cell is in the NULL state.

**Switch phase.** The clock voltage goes from low to high and so does the potential barrier. The cell will stabilize in one of the two states, depending on the neighbor cells.
In Figure 5.A the signal goes from left to right. When a clock zone is switching it is influenced by nearby cells. Cells on the left are in HOLD, they act as input, while cells on the right are in the RELAX phase, so they have no influence on the switching cells. In between of HOLD and RELEASE, the cells are either relaxing or latching. This methodology assures data propagation in a specific direction, it is thus fundamental to arrange the clock zones properly. For a correct functioning a signal must pass through the clock zones in order from 1 to 4 and then 1 again.

At this point the last issue is to decide how to arrange the clock zones. In principle the circuit area can be subdivided in clock zones with any shape, but of course technological limitations due to the clocking network must be always kept in mind. A straightforward arrangement of clock zones is represented in Figure 6, the circuit is divided in columns. The four shades of grey correspond to the different clock phases. The simple subdivision in columns has the strong disadvantage of allowing signal propagation in one direction only, following the clock phases order: 1,2,3,4,1,2,... To be able of dealing with any kind of circuit, the structure has to be more complex, it must allow propagation in any direction.

2.2 Nano-Magnets Logic (NML)

The most recent advancements in fabrication techniques, especially the lithography, allow to build logic circuits using magnets. While magnets have already been used in electronics for memory applications, the innovation of this implementation is to use magnets to implement logic functions. As a result NML circuits are digital circuits with intrinsic memory capability. The base element of NML is a very small bistable magnetic cell. Since it is not a permanent
magnet, its magnetization can be influenced by external means. Therefore nanomagnets placed side by side will arrange themselves in an antiferromagnetic manner, because of the attraction between opposite poles.

The nanomagnets dimensions must be between 50\(nm\) and 100\(nm\). The upper limit assures that the magnets only have one magnetic domain, which means that the magnetization does not vary across the magnet and the hysteresis cycle gets as in Figure 2.B. The two saturation values \(M = +1\) and \(M = -1\) are the only stable states, therefore they are associated to logic values ‘0’ and ‘1’. The lower bound of 50\(nm\) is, instead, crucial to avoid the superparamagnetic effect, which would cause the magnetization to vary together with thermal fluctuations. To assure thermal stability the energy barrier between the two stable states must be at least 30\(k_B T\). As from Figure 2.C the two states have magnetizations in opposite directions, so they both lie on the same axis. At the equilibrium, if one side of the magnet is longer than the other, thanks to shape anisotropy, the magnetization will be forced along the longer axis (easy axis). Therefore it is important that in NML the ratio between the magnets dimensions (aspect ratio) is within the 1 : 1.2 range. For a correct signal propagation it is mandatory that every base cell is equal in shape to the others. Consequently, the more troublesome is the production, the higher will be the fault probability. That is why the rectangular and elliptical shapes are the most used, as they assure the best precision in the fabrication process.

The main advantage of Magnetic QCA is to be realizable with current technology (electron beam lithography or high end optical lithography) together with its ability to operate at room temperature. The fabrication feasibility was first proven by researchers of the University of
Notre Dame in Indiana (US). They built horizontal wires, vertical wires and majority gates [25]. A Magnetic QCA horizontal wire was also created by researchers of Politecnico di Torino.

2.2.1 Logic Gates

Even though the set of logic gates for the NML circuits recalls the generic QCA basic blocks (Figure 4), there are some differences and improvements. It is understandable that, moving from the general idea to the physical implementation, the general ports can be optimized based on the actual technology features. Figure 7 shows the complete set of logic blocks for NML circuits. The main difference with generic QCA is the horizontal coupling: Horizontally magnets align themselves antiferromagnetically, each magnet has inverted polarization with respect to the neighbors. So the inverter can be simplified to a simple horizontal wire with an even number of
magnets as in Figure 7.A. On the other hand an odd number of adjacent magnets would result in a buffer function, that is a simple wire (Figure 7.B). Vertically the coupling is ferromagnetic, so no inversion is possible (Figure 7.C). The majority voter, depicted in Figure 7.D, is pretty much the same as for general QCA.

Another disparity comes from the possibility of obtaining specific logic gates modifying the shape of a magnet: By making magnets with slanted edges it is possible to create AND and OR logic functions [26]. QCA would generally need a three inputs majority gate to obtain AND and OR logic ports, while only two inputs are needed for non-majority based gates, considerably optimizing area occupation and layout entanglements. The different-shaped magnets acquire a preferential state, which they will leave only when both inputs, from above and below, are up or down, implementing as a consequence an AND or OR logic function (Figure 7.E, Figure 7.F).

At the current time the NML crosswire realization does not have experimental proof of reliability yet. A possible implementation is the one represented in Figure 7.G, the crossing is made of five square cells (50\textit{nm} – 100\textit{nm} of edge) that have four stable states instead of two. In this way they can let pass through two signals simultaneously.

### 2.2.2 Magnetic Clock NML

One solution for controlling the nanomagnets magnetization in NML circuits is the Magnetic clock, as proposed in [12] and verified experimentally in [23]. The magnetic field is generated by a current flowing through a wire positioned under the magnets plane (Figure 8). The material for the wire is copper, buried in a ferrite yoke envelope for field confinement. The wire’s
thickness must be enough to generate a magnetic field able to force cells to the intermediate state (NULL state) [27].

As explained in Section 2.1.2 a multiphase clock system is required. The classic scheme has 4 phases, but also a 3-phase clock is feasible [28][29][30]. The Magnetic NML normally exploits a 3 phase clock system is normally exploited. Figure 9 shows the functioning of the 3-phase clock of a horizontal wire over time (vertical axis), just like in Figure 5 for the generic QCA.

Each clock zone undergoes three phases in the following temporal sequence: RESET, SWITCH and HOLD. The RESET (clock = 1) erases the information, leading cells to an intermediate state. In the SWITCH phase the clock goes to zero, so cells can assume a magnetic orientation. The orientation is influenced by the nearby cells being in HOLD state, as cells in the RESET state cannot affect the neighbors. When a group of cells, in the same clock zone, is in the HOLD phase, they have a stable magnetization.
Figure 9. The clock phase sequence is RESET, SWITCH, HOLD. A) Functioning in space (horizontally) and time (vertically) of a horizontal NML wire. B) The 3 clock signals. They are applied to different zones in space and they are repeated over time. They are the same in magnitude but with a 120 phase shift.

To assure a correct signal propagation the RESET phase applied to different zones must overlap in time as in Figure 9.B, where the RESET state lasts slightly more than $2\pi/3$. The reason lies in the fact that when a zone is in the SWITCH phase, the two neighbor zones
must be respectively in HOLD and RESET phase. However if the field of the SWITCH zone is removed and the field is applied to the RESET zone at the same time, a back propagation phenomenon could take place. Initially, when the field is removed from the SWITCH zone, the RESET zone would still be in the HOLD state, as magnets need a finite time to switch from a stable polarization to the intermediate state. In Figure 9.A we can see how the value in Time step 1 on the left is propagated step by step to magnets in the clock zone on the right.

2.2.2.1 **Snake Clock Layout**

The generic QCA is based on a 4-phase clock system, however it is also possible to use a 3-phase clock [12], given that the signals are overlapped. The clock network for Magnetic NML is a 3-phase overlapped system, called Snake-clock; its layout and 3D structure are depicted respectively in Figure 10.A and Figure 10.B.

![Figure 10. Snake-clock. (A) Top 2-D layout. (B) 3-D layout. The nanomagnets are placed between the two planes. Magnets cannot be placed where wires 2 and 3 are twisted.](image-url)
Figure 11. Example of a simple circuit based on the *Snake-Clock* system. Different background colours refer to different clock zones. The arrows show the signal flow direction.

The Snake-clock is based on the scheme in Figure 6, but with three phases only and with an expedient that allows propagation in both directions: left-right, right-left. The clock wires are basically simple metal wires parallel to the magnets plane, two positioned above and one below [28]. Two thin oxide layers provide separation between clock wires and nano-magnets. One clock wire is straight (number 1), while the other two have a complementary zig-zag shape. They are like twisted wires, but they do not display any interference, as they are on different
planes. In the case in Figure 10.B the wires 1 and 2 are routed on the same plane, while the clock 3 is on the other one.

Considering now the top view in Figure 10.A, it is straightforward to understand that magnets cannot be placed on areas corresponding to the wires twisting, as they would be affected by both clock wires 2 and 3. Moreover, in those regions, wires are not parallel to the magnets long side, hence the generated magnetic field would force them in the wrong state.

Figure 11 shows a very simple circuit based on the Snake-Clock system. The direction of the information flow is highlighted by arrows, signals propagate through clock zones in the order 1, 2, 3 and so on. The clock wires twisting divides the circuit area in horizontal stripes with alternate propagation directions. Furthermore, as required by this clock mechanism, there are no magnets placed over the twisting areas. The magnets with a slanted edge required for the AND logic function are highlighted in black.

2.2.2.2 Working frequency

The main limitation of NML technology is the maximum working frequency, which is intrinsically bounded. To obtain the highest possible clock frequency the clock zone width should be equal to that of a single magnet. However the usual width is 3-5 \cite{24} because of several factors: fabrication limitations, thermal noise, latency, throughput. The more are the consecutive magnets in a clock zone the lower will be the clock frequency. The constraints on the clock frequency are mainly related to the clock mechanism chosen and the fall and rise time of the adiabatic switching of clock signals, mandatory to reduce power consumption. Less critical is instead the bound derived from the switching time of nanomagnets from the intermediate
(NULL) state to a stable one and vice versa. The NML circuit speed is expected to be of the order of $10 - 100 MHz$ [31][32][33].

In the beyond-CMOS scenario, NML technology is a good solution but it cannot aim to completely substitute CMOS. Despite the clear benefits for what concern occupied area, power consumption and memory ability, NML's clock frequency cannot keep up with CMOS.

2.2.3 Magnetoelastic Clock NML (ME-NML)

Recently a valuable alternative to the Magnetic Clock NML has been proposed and studied: the Magnetoelastic Clock NML, also referred to as ME-NML [1][34].

In the previous section (2.2.2) the proposed external mean, responsible for the magnets switching, was the Magnetic Clock with a Snake-clock layout. The idea was to position clock wires below or above the magnets plane. A current flowing through the wires would generate a magnetic field able to control the cells magnetization. The generated field is then along the magnets’ short side of the magnets, forcing cells in an intermediate unstable state.

The interest in Magnetic QCA is mainly due to the very low power consumption, several times lower than the latest CMOS transistors. While this is true for the magnets switching, unfortunately it does not apply to the clock generation system: 1$\mu m$ copper wires with a required current of 545 mA [35]. Due to Joule losses the power dissipation of the clocking system is very high, nullifying the advantage of a low-power magnets switching.

To solve this problem an alternative solution has been recently proposed [35][34], it is based on the Magnetoelastic effect: the magnetization of magnetic materials undergoing mechanical stress is bonded. Applying a mechanical stress with proper intensity and direction magnetic cells
can be forced into the RESET state. The magnetic cells (10\textit{nm} thick) are coupled with a 40\textit{nm} thick PZT layer (Figure 12.A). To maximize the mechanical coupling, magnets are deposited directly onto the piezoelectric material. For a proper strain transfer, the PZT substrate has to be much thicker than the magnets. The magnetic material is then controlled by applying a voltage (few $mW$) to the piezoelectric. When the voltage is applied, the strain induced by the piezoelectric material, forces the magnetization of the magnets layer to the intermediate position, parallel to the short edges (see Figure 12.B).

The electrodes are deposited on top of the PZT, while the wires that drive the electrodes can be placed in additional layers, just as for CMOS. This makes this NML implementation compatible with CMOS fabrication.
This approach comes from a previous idea based on multiferroic structures instead of simple magnets [33][36]. The performances of the pure multiferroic structure are better, but there are two major fabrication problems. The aspect ratio is critical, there are only 2\text{nm} of difference between the length of the two cell’s sides. Such a low resolution is hardly achieved with the Electron Beam Lithography. Moreover the electrodes should be only a few nanometers thick, a request that does not comply with the current technology. A pair of them is necessary for every element, to apply the required voltage. The advantage of the solution with the simple magnets is the feasibility with current fabrication techniques. Even if its performances are slightly worse than the multiferroic solution, they are anyway remarkably better than the previous NML solutions.

Since the clock system exploits a voltage instead of a current, the power consumption is extremely low, meeting the unmatched expectations for the initial Magnetic QCA concept. In [1], after a detailed analysis, the selected magnetic material is Terfenol, an alloy of Terbium, Disprosium and Iron. The choice is mainly based on three parameters:

- maximum stress that can be applied to avoid permanent damage on the magnets;
- maximum value of electric field that can be tolerated by the piezoelectric material, since it is an insulator;
- minimum stress to force magnets in the RESET state;
- assure shape anisotropy equal of at least \(30K_B T \approx 1.24 \cdot 10^{-19} J\), to have negligible effects of the thermal noise on the magnets stability;
- minimum aspect ratio for fabrication feasibility;
• tolerance to process variation of ±20%, remaining within the working range.

2.2.3.1 Circuit Layout

Figure 13. Clock zones of the ME-NML. A) Clock zone with AND logic function. B) Clock zone with OR logic function. C) Circuit layout example. D) Placement grid for ME-NML Cells

Starting from the structure just described in Section 2.2.3, MagnetoElastic clock NML (ME-NML) circuits are composed by mechanically isolated islands, like the one in Figure 13. Each island corresponds to a clock zone and it is driven by one of the clock signals, applied as a voltage on the Platinum electrodes. Notice that the electrodes position on top of the PZT is compatible with CMOS fabrication and leads to a uniform electric field distribution on the magnets plane.
The presence of the electrodes makes the clock zones communication on those sides impossible. The signal propagation among cells is allowed only through the top and bottom sides, which are free from electrodes. For this reason the Majority Voter port cannot be constructed. Therefore the basic logic gates exploited are inverter, AND (Figure 13.A) and OR (Figure 13.B) [26], so that any logic circuit can be implemented.

Figure 13.C shows how to put together the clock zones to create a circuit. As already said, the communication among cells can take place only through the top and bottom corners, because of the electrodes. For this reason the cells in a row are shifted with respect to the adjacent ones, to assure a correct signal propagation. In fact the cells are placed on a grid as in Figure 13.D, where the coefficients identify row and column of the cell’s positioning within the circuit.

In the example of Figure 13.C the clock zones have both height and width equal to three nanomagnets. This is the solution adopted throughout the whole work, it has been chosen over the five magnets version. Thermal noise [24] and fabrication constraints allow cells dimensions to vary only between 3 and 5 nanomagnets. Small dimensions lead to smaller electrodes and cells, requiring then a very high resolution fabrication process. The minimum size feasible with current technology is 3. Bigger dimensions will relax the technology constraints, but will increase the error probability due to thermal noise and decrease the maximum circuit speed. If too many cascaded magnets are present in a clock zone, the signal propagation will be error prone.
The size of the electrodes varies according to the clock zones dimensions. They are 30–40nm for the three magnets cells, while 70 – 100nm for the five magnets case. This kind of electrodes are already available for CMOS technology.

Figure 13 does not highlight how and which clock signals are routed to the clock zones. It will be clarified later on in Section 3.3, where it will also be explained which kind of multi-phase clock system best suits the Magnetoelastic NML implementation.

2.2.4 Intrinsic Pipeline

In a N-phase clock system, signals need a clock period to propagate through N clock zones. As a consequence the delay of a signal depends on how many clock zones it has to cross. This is quite different from CMOS where wires with different lengths have very similar delays. Each clock zone crossed by a signal can be modelled as a register, as a result it is easy to understand that NML circuits (just like QCA) are intrinsically pipelined. Every group of N adjacent clock zones has an overall delay of a clock cycle.

For this reason signal synchronization is a very delicate issue in NML circuits. Figure 14 is useful for clarifying the problem, the input wires routing is correct in part B, while incorrect in part A. For a proper circuit functioning the three input signals must reach the two AND ports simultaneously, to do so the routing must assure that the input wires cross the same amount of clock zones. The example was presented for the Magnetic NML case, but the same concept applies to ME-NML as well as any QCA implementation.

The problem gets more complex when dealing with feedback signals, see for example the feedback in Figure 11 at the top left corner. While the external input of the AND port arrives
Figure 14. NML signal synchronization. The three inputs must arrive to the two AND ports simultaneously. To do so the input wires must pass through the same number of clock zones. (A) Not working routing. (B) Correct routing.

at every clock cycle, the second one (the feedback) arrives later. The output of the AND port needs two clock cycles to be fed back. Therefore at every clock cycle the AND operation is performed between the new input and the output result obtained 2 cycles before. The proper result will arrive at the next time step. Notice that the longer the feedback wire, the longer the delay. The input must then be delayed long enough to match the length of the feedback loop. In conclusion the inputs have to be fed with a delay equal to the feedback length, reducing then the throughput, particularly in case of long loops. If, for instance, a circuit has a feedback 5 cycles long, only an input every 5 cycles can be fed. Therefore the throughput is $1/5$ of what it
could be if the input was continuous. In fact, at any time, only 1/5 of the magnets will contain useful data.

2.2.4.1 Interleaving

![Diagram of data interleaving]

Figure 15. Data interleaving. In this example 3 operations are executed in parallel: \( A + B + C, D + E + F, G + H + I \). At every clock cycle the input data comes from a different operation. Since the feedback loop is 3 registers long, data from the same operation are fed with 3 clock cycles of delay.

The problem of pipelining in CMOS sequential circuits is very complex and delicate. Unfortunately it is even worse for the NML (QCA) technology, as it is not possible to control the
pipeline level. Since the pipeline is intrinsic to the technology, it cannot be eliminated, it can only be reduced by optimizing the circuit layout.

The usual improvement techniques for CMOS pipelining are jump prediction and instruction reordering, but for NML (QCA) they can only reduce the problem, they are not able to solve it. A radical solution is the Data Interleaving [22], which allows to reach the maximum throughput. The idea is to have a continuous flow of input data. Multiple non correlated set of operations are executed in parallel, so that the delay time between an input and the next is filled with other operations.

Figure 15 shows an example of data interleaving mechanism. Three operations are executed in parallel: $A + B + C$, $D + E + F$, $G + H + I$. At clock cycle 1 the first data of the first operation, $A$, is given as input. For a correct synchronization, $B$ has to be fed when $A$ reaches the end of the feedback loop, which is 3 clock cycles long. Therefore we give $A$, $B$ and $C$ as inputs respectively at clock cycles 1, 4 and 7. In the intermediate time steps we can execute in parallel the other two operations, to reach the maximum throughput. This is possible only if the three operations are uncorrelated. So at clock cycle 2 the input is not the number data of operation 1, but $D$: the first data of operation 2. And in the same way we will input $G$, the first data of operation 3, at clock cycle 3. The same goes for the next time steps; the input order is the following: $A$, $D$, $G$, $B$, $E$, $H$, $C$, $F$, $I$. That is: OP.1 DT.1, OP.2 DT.1, OP.3 DT.1, OP.1 DT.2, OP.2 DT.2, OP.3 DT.2, OP.1 DT.3, OP.2 DT.3, OP.3 DT.3 (where OP. stands for operation and DT. for data).
Data interleaving is a simple expedient that can solve the deep pipeline problems, but if
the required number of operations to execute in parallel is too high then it might not be a
feasible solution anymore. The number of required parallel operations is equal to the delay (in
terms of clock cycle) of the longest loop inside the circuit. During the circuit design phase for
NML circuits it is then extremely important to keep loops as short as possible.
CHAPTER 3

VHDL MODEL FOR THE MAGNETOElastIC NML

The main purpose of this work is to study for the first time the Magnetoelastic Clock NML (ME-NML) from the architectural point of view, taking into account physical and technological constraints. The work directly concerns ME-NML, but some aspects could be easily generalized to other QCA implementations. The Magnetoelastic clock system has been verified [1], but no design and architectural study is present in literature. As for now there is no automated tool for properly simulating and synthesizing NML circuits. For this reason researchers at Politecnico di Torino developed a VHDL model (preliminary done in [37][38][39]) and a design tool, named ToPoliNano [40]. This tool is specifically constructed for the Magnetic clock NML.

Based on this idea we developed a RTL model in VHDL language which allows to:

• easily simulate any ME-NML circuit, verifying its functioning;

• hierarchically estimate the circuit performance in terms of area occupation and power consumption.

The model keeps consideration of all the relevant technology constraints. The result will be a circuit with an embedded evaluation function for power and area. Thanks to the clock network, each clock zone samples one data per clock cycle, therefore it can be modeled with a register as they have the same behavior.
3.1 Standard Cell Library

In Section 2.2.3.1 Figure 13 shows that the ME-NML layout is based on mechanically isolated islands, which will be referred to as cells or clock zones, as they receive their own clock signal. It has been already mentioned that, for fabrication and physical limitations, the height and width of a cell can be of either 3 or 5 magnets. For this work we chose the $3 \times 3$ cell dimension, as it is the smallest size feasible with current lithographic resolution. Compared to bigger cells, it has a shorter critical pattern (number of cascaded magnets) leading to both an higher working speed and a better signal propagation reliability. Based on our choice all the drawings and circuits from now on will exploit $3 \times 3$ clock zones, but the VHDL model is generalized for any cell size.

![Figure 16. ME-NML cells. A) $3 \times 3$ size. B) $3 \times 5$ size.](image)

We noticed that, due to the small size of this ME-NML cells, there is a limited number of possible magnets configurations. Hence the totality of the conceivable clock zones is reasonably small. This interesting feature of ME-NML triggered the idea of designing a finite set of standard
cells: a Standard Cell Library, where each element is described in VHDL language. The result is that, assembling cells from the library, any digital circuit can be designed. This standard cell approach confers to ME-NML a propensity for design automation, making this technology very much suitable for having its own simulation and synthesis tool.

<table>
<thead>
<tr>
<th>Standard Cells</th>
<th>'0'</th>
<th>'1'</th>
<th>Crosswire</th>
<th>'0'</th>
<th>'1'</th>
</tr>
</thead>
<tbody>
<tr>
<td>Wire</td>
<td><img src="image" alt="Wire" /></td>
<td><img src="image" alt="Wire" /></td>
<td><img src="image" alt="Crosswire" /></td>
<td><img src="image" alt="Inverter" /></td>
<td><img src="image" alt="Inverter" /></td>
</tr>
<tr>
<td>'00' '01' '10' '11'</td>
<td><img src="image" alt="Double Inverter" /></td>
<td><img src="image" alt="Double Inverter" /></td>
<td><img src="image" alt="AND" /></td>
<td><img src="image" alt="OR" /></td>
<td></td>
</tr>
</tbody>
</table>

Figure 17. Full 3 × 3 Standard Cell Library for ME-NML.

The full 3 × 3 Standard Cell Library is tabulated in Figure 17. The logic gates are basically the same as for the Magnetic clock NML (Figure 7): Wire, Crosswire, Inverter, AND, OR. But
here they must be distinguished also by layout and orientation, not only by their logic function. The main reason is that the whole library is thought in the perspective of a future automated tool for circuit design.

Cells lying within the same row of Figure 17 can be derived from each other by horizontal and/or vertical flipping. Since they represent different orientations of the same cell, they are described by the same VHDL entity. The binary numbers in the table will be given as generic parameters to state the cell orientation. The only exceptions are Double Wire, AND, OR: These cells are put in the same row to get a more compact image, but they have to be defined with different VHDL entity.

Each cell is modeled as a CMOS register plus, if needed, an ideal logic port.

**Wire.** The word *wire* in NML technology refers to a series of adjacent magnets. With a proper clock system a *wire* can propagate signals with a domino-like behavior. In section 2.1.1 we explained that the horizontal alignment of magnets is antiferromagnetic, while vertically each magnet has the same polarization of its neighbors. Therefore, for a clock zone to have a Wire function, the number of horizontal magnets must be odd. Since wires do not carry any logic function they are simply described as registers. As clear from Figure 17, there are four different wires in the library:

- **Vertical Wire.** There are two possible orientations: *left* and *right*.

- **Horizontal Wire.** There are two possible orientations: *up* and *down*.

- **Long Wire.** From one corner to the opposite one. There are two possible orientations.
• **2 Outputs Wire.** This wire covers three corners, so there are two outputs, as there cannot be more than one input. It is the only cell with 4 possible orientations.

**Double Wire.** It contains two independent wires with length of three magnets. In the model this cell is described with two different registers. From the logic function point of view it is just like putting together two single wire cell. There are two Double Wire cells in the library, described by two different VHDL entities. Notice that the horizontal and the vertical Double Wire are not two different orientations of the same cell.

**Crosswire.** It is modeled similarly to the Double Wire, but physically the wires cross each other. This interference-immune crossing is vital, since for now NML is still a planar technology.

**Inverter.** The horizontal alternate alignment of magnets is exploited to obtain the inverter function: Any even number of adjacent horizontal magnets generates an inversion. The VHDL model only has a small difference compared to the Wire case. To implement the inversion an ideal CMOS inverter has to be added at the input of the registers. Just like for the wires two inverters can be present within the same cell, but only horizontally. The vertical coupling is ferromagnetic, so the inversion does not take place. The library also contains a cell with both an inverter and a horizontal wire.

• **Inverter.** It is horizontal only. There are two possible orientations: *up* and *down.*

• **Inverter plus wire.** There are two possible orientations: inverter *up* and inverter *down.*
• **Double Inverter.** Beside the fact that it implements the inversion, it is the same as the horizontal Double Wire.

**AND.** In Section 2.2.1 it is explained how AND and OR gates can be obtained by modifying the shape of a magnet [26]. For visual clarity the magnets with the slanted edges are filled with black. A cut on the bottom left corner provides the AND function. None of the six AND cells in the library can be derived from another one by flipping, even if they look like they could. Notice that the slated edge is always on a left corner of the magnet. Therefore each AND cell is described by a different VHDL entity. The first four cells have one output, while the others have two outputs.

• **AND.** There are four different AND cells with only one output. The inputs can be either both on the left or both on the right, while the output on the other side can be either at the top or the bottom.

• **AND with two outputs.** There are two different AND cells with two outputs. The inputs can be either on the left or on the right, while the outputs are on the other side.

**OR.** The only difference from AND cells is the position of the slated edge, which is on the upper left corner.

### 3.2 VHDL of the Standard Cells

In this section we will see how the actual VHDL for standard cells works. The Listing 3.1 is used as an example, it contains the complete code for the *Inverter plus Wire*. The inverter (4
adjacent magnets) and the wire (3 adjacent magnets) are horizontal, so the cell can be flipped around its horizontal axis.

3.2.1 Generic parameters

Each VHDL entity has many generic parameters that allows to differentiate clock zones belonging to the same type of cell and their relative positioning within the circuit (see lines 11-16 of listing 3.1). In Figure 19.B they are represented as inputs of the Standard Cell. These parameters do not affect the logic or the functioning of the circuit, indeed they provide information useful for performance estimation or for a future possible aided design tool.

- **PHASE.** For ME-NML we chose a 4-phase clocking system. This generic defines which one of the four clock signals will be connected to the clock zone. This information is redundant, as the required clock signal is directly connected to the \texttt{clk} port, but we included it to assure a better suitability of this model to a design tool.

- **ROW and COLUMN.** ME-NML circuits are composed by cells disposed in a grid-like fashion, just like depicted in Figure 13.D. ROW and COLUMN refer to the relative position of a cell within the circuit described by the upper level entity. It will be explained in section 3.2.4 that the model is hierarchical. If single cells are considered as layer 1, an entity in layer 2 will assemble them to create the final circuit or part of it.

- **ORIENTATION.** As represented in Figure 17, when cells can be obtained from each other by a simple flipping, they are described by the same VHDL file. The ORIENTATION parameter says which one to use. Once again, this does not affect the logic or the circuit performance: It is just a matter of layout.


- **H and L.** The choice for this work has been to exploit $3 \times 3$ clock zones. So the height and width (in terms of nanomagnets) of a cell are always equal to 3. Anyway the model is as generic as possible, so the height and width are parameters: H and L.

### 3.2.2 Register plus logic function

The Inverter plus Wire cell is composed by two parallel series of magnets: 4 for the inverter and 3 for the wire. Therefore it is modeled by two D Flip Flop registers, plus an ideal inverter applied to one of the outputs. Lines 37-38 of Listing 3.1 contain the registers instantiations, while the inversion function is at line 35.

### 3.2.3 Area and Energy

In this section we refer once again to the Listing 3.1. Each cell described with VHDL evaluates and gives as output its own number of magnets ($n_{mag}$), its area occupation ($area_{eff}$, $area_{tot}$) and power consumption ($Er$, $Ec$) (Figure 19.B). The number of magnets is evaluated at line 34, while the other values are calculated by a component named `area_and_energy` (lines 23-31 and 40-41). This component, starting from the number of magnets, height and width of a cell, provides as output the required information on area and power. For the number of magnets evaluation, the central part of the Crosswire (the cross) is considered equivalent to 3 magnets.
entity inv_with_wire is
  generic (PHASE: std_logic_vector(1 downto 0)); -- Clk phase.
  ROW: natural; -- Relative cell position (row)
  COLUMN: natural; -- Relative cell position (col)
  ORIENTATION: std_logic;
  H: natural; -- Height (# of magnets)
  L: natural; -- Width (# of magnets)
  port( d1, d2: in std_logic; -- Inputs
        clk: in std_logic; -- Depends on the phase
        q1_n, q2: out std_logic; -- Outputs
        n_mag: buffer natural; -- # of magnets
        n_zones: out natural := 1; -- # number of cells
        area_eff: out natural; -- Total magnets area
        area_tot: out natural; -- Cell area
        Er: out natural; -- Switching energy
        Ec: out natural); -- Clock network losses
end inv_with_wire;

architecture behavior of inv_with_wire is
  component reg is -- D FlipFlop (1 bit)
    generic H: natural; -- Height (# of magnets)
    L: natural; -- Width (# of magnets)
    port( n_mag: in natural; -- # of magnets
            area_eff: out natural; -- Total magnets area
            area_tot: out natural; -- Cell area
            Er: out natural; -- Switching energy
            Ec: out natural); -- Clock network losses
  end component;
  signal q1: std_logic;
begin
  n_mag <= L*2+1; -- Evaluate the number of magnets using H and L.
  q1_n <= not q1; -- Inversion
  Wire1: reg port map (d => d1, clk => clk, q => q1);
  Wire2: reg port map (d => d2, clk => clk, q => q2);
  Evaluate_area_energy: area_and_energy generic map (H, L)
    port map (n_mag, area_eff, area_tot, Er, Ec);
end behavior;
3.2.3.1 Area information

Figure 18. Detailed measures of the ME-NML 3 x 3 cell.

Figure 18 reports the complete clock zone measures and the distance from nearby cells.

Here is the list of the relevant measures:

- Magnets. Height: $H_{mag} = 65nm$, width: $W_{mag} = 50nm$.

- Magnets separation. Both horizontal and vertical separation: $Sep_{mag} = 20nm$.

- Electrodes. Width: $W_{electrode} = 30nm$.

- Cells separation. Horizontal: $Sep_{horiz cell} = 30nm$, vertical: $Sep_{vert cell} = 20nm$. 
The fixed values above are assigned to the proper constants in the model (Listing 3.2), so that the component `area_and_power` will be able to evaluate the correct area information for each cell. Each cell gives as output two data related to area occupation:

**Magnets Area.** It is the area of one magnet multiplied by the number of magnet on the cell.

\[ A_{magnets} = n_{mag} \cdot (H_{mag} \cdot W_{mag}) \]  \hspace{1cm} (3.1)

**Cell Area.** It is the area of the cell, including the electrodes and the separation space among cells. It will be used to evaluate the total area of the circuit. Since in this work the cell dimension is fixed to \(3 \times 3\), the Cell Area will be the same for every cell.

\[ H_{cell} = 3 \cdot (H_{mag} + Sep_{mag}) = 255nm \]  \hspace{1cm} (3.2)

\[ W_{cell} = 3 \cdot W_{mag} + 2 \cdot (Sep_{mag} + W_{electrode}) + Sep_{horiz_{cell}} = 280nm \]  \hspace{1cm} (3.3)

\[ A_{cell} = H_{cell} \cdot W_{cell} \]  \hspace{1cm} (3.4)

From now on, for an easier design procedure, the vertical separation between cells will be null. The height of the substrate (and electrodes) will be depicted \(20nm\) higher, occupying then the area previously devoted to the separation.
3.2.3.2 Energy information

The area_and_power component actually estimates the energy dissipation $E$ and not the power. Knowing the working frequency $f_{clk}$, which for this work was chosen equal to 100MHz, the power $P$ can be easily derived:

$$ P = E \cdot f_{clk} \quad (3.5) $$

The VHDL contains the definition of all the constants needed for this section, they are shown in Listing 3.3. The main sources of energy dissipation in NML circuits are basically two:

**Magnets Switching.** It is the intrinsic energy loss required to force magnets in the NULL state ($E_r$ in Listing 3.1). The switching can be either adiabatic or abrupt: For the Magnetic clock NML the difference in term of losses was extremely wide, so the switching had to be adiabatic. But ME-NML behaves differently: The energy consumption is still equal to $30K_bT$ if adiabatic, but only $180K_bT$ (the whole energy barrier for $50 \times 65 \times 10nm^3$ nanomagnets) if abrupt. Since in both cases the consumption will be negligible
compared to the second component, the choice is the abrupt switching, which reaches better performance.

After defining how much energy is dissipated by the switching of a single magnet ($E_{mag}$), to calculate the energy consumption of a cell the only information needed is the number of magnets ($n_{mag}$) on that cell:

$$E_{cell} = n_{mag} \cdot E_{mag}$$

(3.6)

**Clock Network.** It is the energy dissipated by the clock network mainly due to Joule losses ($E_c$ in Listing 3.1). Since PZT (piezoelectric materials in general) is an insulator, a ME-NML cell behaves as a capacitor. Therefore the main contribution to clock losses (for a 100MHz frequency) is the charge of such capacitor. The capacitance is estimated in equation Equation 3.7 [35].

$$C = \frac{\varepsilon_0 \cdot \varepsilon_r \cdot t_{PZT} \cdot H_{cell,eff}}{W_{cell,eff}}$$

(3.7)

The first three constants are the absolute dielectric constant ($\varepsilon_0$), the relative dielectric constant of PZT ($\varepsilon_r$), the thickness of the PZT substrate ($t_{PZT} = 40nm$[35]). The other two values are the effective dimensions of a clock zone, without the inclusion of the separation between cells. Hence $H_{cell,eff} = 235$ and $W_{cell,eff} = 250$ (Figure 18).

Equation 3.8 evaluates the voltage that must be applied to a clock zone to force it into the RESET state.

$$V = \frac{W_{cell,eff} \cdot \sigma}{Y \cdot d_{33}}$$

(3.8)
In this formula we have the applied stress ($\sigma = 28 MPa$), the Young modulus for Terfenol ($Y = 80 GPa$) and the coefficient for strain and applied voltage coupling in the PZT substrate ($d_{33} = 150 pm/V$). Normally for our cells the applied voltage should be in the range of $0.7 - 1.3 V$ [35]. Finally the energy required to charge the capacitance of one cell is listed in equation Equation 3.9.

$$E_{\text{clk}} = \frac{1}{2} \cdot C \cdot V^2$$  \hspace{1cm} (3.9)

In this work the clock will be always chosen equal to $f_{\text{clk}} = 100 MHz$. The clock period $T_{\text{clk}}$ depends on technological constraints, not on the logic, as the critical path for signals is fixed, no matter which logic has been implemented. The constraints on the clock duration are manifold, all of them derive from technology choices:

- maximum number of magnets per clock zone;
- number of clock phases (3 or 4 for the implementations studied in this work);
- usage of either adiabatic or abrupt switching.

The power contribution of the circuit for clock generation is negligible, as the circuit counts a limited number of transistors [12]. Therefore this component will not be taken into account.

### 3.2.4 Hierarchical model

![Hierarchical Model Diagram]

Figure 19. A) VHDL hierarchical model. The information on energy dissipation and area occupation are propagated hierarchically toward the top entity. B) generic inputs and outputs of a Standard Cell.
Since VHDL language is hierarchical, the same is true for our model. The standard cells form the bottom layer, while components in the upper layer can assemble them together to create circuits. These blocks of cells themselves can be instantiated by bigger circuits and so on up to the top entity. Figure 19.A depicts a generic 3-layers hierarchy. The Top Entity (layer 3) is composed by many Block of cells (layer 2), while each block of cells encloses the required standard cells (layer 1).

This hierarchy is exploited for a bottom-up evaluation of the number of magnets, number of cells and performance in terms of area and power. As explained in section 3.2.3, each Standard Cell gives as output all this information about itself thanks to the area_and_power component. The elements in the upper layer sum up the data received from every element in the lower layer (with what is called arrays sum in Figure 19), outputting then the results. This mechanism goes on recursively up to the Top Entity, which gives as output the total results for the whole circuit. Notice that the model provides exact results, as there is no approximation in the hierarchical evaluation and the circuit design for ME-NML provides a layout correspondent with the actual physical mapping.

3.3 Circuit layout

We have seen how cells are described by the model and how performance is evaluated. In this section we will see the first example of a ME-NML circuit, focusing on many general aspects of the design: the circuit layout, the CMOS circuit described by the model, the multiphase clocking system, the timing of signal propagation. This quick glance will be very useful when dealing with more complex systems in the following chapters. The small circuit studied in this section
Figure 20. A) CMOS Half Adder. B) ME-NML Half Adder. C) Waveforms for the 4-phase overlapped clock system. A color is associated to each clock signal. D) VHDL counterpart of the ME-NML circuit, it is the circuit described by the VHDL model. E) Timing diagram of an example of signal propagation through the adder.

is a Half Adder (HA). Since the only logic ports available are Inverter, AND, OR, to design the ME-NML Half Adder in Figure 20.B we started from the configuration in Figure 20.A.

Cells are placed on a grid-like scheme (Figure 13.D). The pattern from inputs to outputs is 5 clock zones long. For an easier visual comprehension, the AND, OR and inverter magnets are highlighted respectively in blue, red and orange, while the substrate coloration identifies the
clock phase of a cell, namely the clock signal driving such clock zone. The clock system choice for ME-NML is a 4-phases overlapped clock, the 4 waveforms, with their assigned colors, are listed in Figure 20.C. Notice that clock signals are slightly overlapped, to avoid back propagation.

The model presented in this chapter maps each clock zone to one/two registers, plus a logic gate if needed. The VHDL code for the ME-NML HA describes the CMOS circuit as in Figure 20.D. Notice that the path from input to outputs counts 5 registers (5 pipeline stages), just like the 5 clock zones needed to pass through the ME-NML version. The numbers marking registers define their clock phase.

For a better comprehension of the circuit functioning, the timing graph in Figure 20.E shows a simple propagation example. The signals follow the pattern from the inputs to the Carry output, passing through the nodes marked as A-B-C-D. All clock signals have the same period $T_{clk}$, but they are shifted by $90^\circ$. It is quite clear from the timing that a signal needs one clock cycle $T_{clk}$ to cross 4 clock zones (registers in the VHDL counterpart of the ME-NML circuit). Hence a signal has a latency of $T_{clk}/4$ to cross a clock zone.
CHAPTER 4

CASE STUDY I: GALOIS FIELD MULTIPLIER

The aim of the first case study is to answer the most critical question about MagnetoElastic NML (ME-NML) technology: Does it offer significant improvements over state-of-the-art CMOS transistors? Is the power dissipation much less than for the Magnetic Clock NML? To prove the benefits of ME-NML, it is presented an accurate comparison of performances between three different implementations of the same circuit: 28nm CMOS, Magnetic Clock NML and ME-NML.

The circuit chosen as case study is a Galois Field Multiplier (GFM). It has got several applications in cryptography, digital signal processing, coding theory and computer algebra. This circuit shows strong modularity, because of its systolic array structure: It is composed by arrays of identical elements able to communicate only with their adjacent neighbors [41][42]. Since the usage of long interconnection wires is avoided, systolic arrays are very much suitable for NML circuits (QCA in general). NML technology is indeed still planar, it is not possible to use additional layers for interconnections, so the circuit complexity explodes with the increase of interconnection overhead. Therefore it is strongly advised, for any QCA implementation, to design circuits with a systolic array layout, as it is the only way to fully exploit their capabilities. If designed otherwise, NML circuits would lose to CMOS performances. The example in [43] clearly proves how with the wrong architectural choices the interconnection overhead can occupy as much as the 99% of circuit area.
4.1 Galois Fields arithmetic

A Galois Field GF\( (q) \) encloses a finite number \( q \) of elements, together with the definition of addition and multiplication operations on pair of elements [44]. When \( q = p^m \), with \( m \) positive integer and \( p \) prime number, the field exists and is unique. For this work we are exclusively interested in Binary Galois Fields (GF\( (2^m), p = 2 \)), as they perfectly suit digital systems. A XOR function implements the addition, while an AND port can perform the multiplication.

In general, when \( m = 1 \) the operations are defined as the common modulo \( p \) addition and multiplication. So GF\( (2^1) \), the smallest possible Binary Galois Field, only has the two elements \{0, 1\} and modulo 2 operations. Table I shows the addition and multiplication results for GF\( (2^1) \).

However, when \( m > 1 \), modulo operations between polynomials are required instead of ordinary modulo operations. A polynomial with degree up to \( m - 1 \) can be associated to each element of a field GF\( (2^m) \). Its coefficients are elements of the field GF\( (2) \), that is 0 or 1, so each polynomial can be represented by a binary number composed by its own coefficients. In Table II we can see the polynomial mapping and the corresponding binary representation for

\[
\begin{array}{c|c|c|}
+ & 0 & 1 \\
\hline
0 & 0 & 1 \\
1 & 1 & 0 \\
\end{array}
\]

\[
\begin{array}{c|c|c|}
\cdot & 0 & 1 \\
\hline
0 & 0 & 0 \\
1 & 0 & 1 \\
\end{array}
\]
TABLE II
POLYNOMIAL MAPPING AND MULTIPLICATION TABLE FOR GF(8). PRIMITIVE: $X^3 + X + 1$.

<table>
<thead>
<tr>
<th>Element</th>
<th>Polynomial</th>
<th>Binary Repr.</th>
<th>·</th>
<th>0</th>
<th>1</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>000</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>001</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
</tr>
<tr>
<td>A</td>
<td>x</td>
<td>010</td>
<td>A</td>
<td>0</td>
<td>A</td>
<td>C</td>
<td>E</td>
<td>B</td>
<td>1</td>
<td>F</td>
<td>D</td>
</tr>
<tr>
<td>B</td>
<td>$x + 1$</td>
<td>011</td>
<td>B</td>
<td>0</td>
<td>B</td>
<td>E</td>
<td>D</td>
<td>F</td>
<td>C</td>
<td>1</td>
<td>A</td>
</tr>
<tr>
<td>C</td>
<td>$x^2$</td>
<td>100</td>
<td>C</td>
<td>0</td>
<td>C</td>
<td>B</td>
<td>F</td>
<td>E</td>
<td>A</td>
<td>D</td>
<td>1</td>
</tr>
<tr>
<td>D</td>
<td>$x^2 + 1$</td>
<td>101</td>
<td>D</td>
<td>0</td>
<td>D</td>
<td>C</td>
<td>A</td>
<td>F</td>
<td>B</td>
<td>E</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>$x^2 + x$</td>
<td>110</td>
<td>E</td>
<td>0</td>
<td>E</td>
<td>F</td>
<td>1</td>
<td>D</td>
<td>B</td>
<td>A</td>
<td>C</td>
</tr>
<tr>
<td>F</td>
<td>$x^2 + x + 1$</td>
<td>111</td>
<td>F</td>
<td>0</td>
<td>F</td>
<td>D</td>
<td>A</td>
<td>1</td>
<td>E</td>
<td>C</td>
<td>B</td>
</tr>
</tbody>
</table>

the field GF($2^3$). Its elements are eight: \{0, 1, A, B, C, D, E, F\}. This representation has as primitive polynomial $x^3 + x + 1$, which guarantees an efficient hardware implementation. A different choice of $p(x)$ generates a different polynomial representation.

But how to obtain the product results in Table II? The algorithm for multiplication of two polynomials $a(x)$ and $b(x)$ modulo an irreducible polynomial $p(x)$ (called primitive) is reported in listing 4.1. It is called the Montgomery Multiplication Algorithm [45]. For GF($2^m$) the primitive polynomial has degree equal to $m$. The algorithm can perform modular multiplication without requiring division, which would be very costly. The multiplication is performed by sum-and-shift of partial products, while the modulo operation is obtained by subtracting the irreducible polynomial whenever the degree of the intermediate result gets equal to $m$. The $a_i \cdot b(x)$ term is either equal to 0 or to $b(x)$, respectively when $a_i = 0$ and $a_i = 1$. So one
Listing 4.1. Montgomery multiplication algorithm.

\[
\begin{array}{l}
r(x) := 0 \\
\text{for } i = m-1 \text{ downto } 0 \text{ do} \\
\quad r(x) := x \cdot r(x) + a_i \cdot b(x) \\
\quad \text{if } \deg(r(x)) = m \text{ then } r(x) := r(x) - p(x) \\
\text{return } r(x)
\end{array}
\]

coefficient of \(a(x)\) at a time is multiplied (carry free) with all the coefficients of \(b(x)\). Then the current result is shifted left (multiplying by \(x\)) before adding the new partial result.

4.1.1 Galois Field Multiplier scheme

Translating the Montgomery algorithm into an actual circuit, we obtained a MSB-first bit-serial Galois Field multiplier. **MSB-first** and **bit-serial** refer to how the coefficients of \(a(x)\) are fed to the circuit: Serially and starting from the MSB. Figure 21 shows the scheme of the multiplier for \(GF(2^4)\). 1-bit registers are exploited to hold inputs and partial results, while the \(\times\) and \(+\) symbols stand for multiplication and addition. The steps of the algorithm are mapped to the circuit scheme:

- **Shift:** \(x \cdot r(x)\)

  Implemented with a 1-bit shift register toward the MSB. This operation provides the alignment with the next partial product. The 4 central registers form a shift register that moves the intermediate result \(r(x)\) to the right.
• **Partial product:** \( a_i \cdot b(x) \)

  Implemented with \( m \) bit-wise multiplications. This multiplications will be realized with 2-inputs AND ports. Data \( a(x) \) has to be fed serially, while data \( b(x) \) is a parallel input.

• **Intermediate result:** \( r(x) = x \cdot r(x) + a_i \cdot b(x) \)

  The partial products addition is performed by 4 bit-wise additions, which can be obtained using XOR ports.

• **Subtrahend selection:** if \( \text{degree}(r(x)) = m \)

  When this is true the primitive polynomial must be subtracted from the intermediate result, while when false the subtrahend will be 0. To generate the proper subtrahend \( (p(x) \ or \ 0) \), \( p(x) \) is multiplicated bit-wise with \( r_{m-1} \), which is the MSB of the intermediate result. As already mentioned multiplication can be implemented by AND ports.

• **Modulo operation:** \( r(x) = r(x) + p(x) \)

  To subtract the selected subtrahend from the intermediate result \( r(x) \) the two values are added (GF addition) bit-wise. This addition can be implemented by XOR ports.

The addition symbols in Figure 21 have three inputs, they perform two of the operation just described: **Intermediate result** and **Modulo operation**.

\[
  r(x) = x \cdot r(x) + a_i \cdot b(x)
\]

\[
  r(x) = r(x) \cdot p(x)
\]
In Figure 21 the systolic array organization is evident, multiple entities of the same basic block (circled with a dashed line) are combined to form the multiplier. A N-bit GFM requires N identical basic blocks, the only exception are the first and last which are slightly different from the others. Simply connecting a different number of this blocks it is possible to obtain any parallelism. Therefore a generalized GFM can be designed defining only three blocks, which will be referred to as first, central and last. This characteristic will be valid for any GFM implementation explored throughout the whole work.

![Figure 21. Scheme of a 4-bit bit-serial Galois Field Multiplier (GF(2^4)).](image)
4.2 CMOS Pipelined Implementation

The scheme in Figure 21 has been modified into the one in Figure 22 to make it fully pipelined, so that the circuit behavior is as similar as possible to ME-NML functioning. Furthermore, without the pipeline, \( dataA \) and feedback propagation would have too long critical paths, as they grow proportionally to the circuit parallelism. The full pipeline guarantees a constant critical path for any parallelism leading to a greater throughput, but requiring additional registers that will have an impact on circuit area. The scheme in Figure 22 will be the starting point to design the ME-NML version of the Galois Field Multiplier (GFM).

![Figure 22. Scheme of the 4-bit fully pipelined Galois Field Multiplier.](image)
Figure 23. CMOS implementation of the 4-bit fully pipelined GFM. (A) Preskew circuitry for dataB. (B) Circuit body.

Moreover this is also the architecture chosen for the CMOS implementation, so that it assures an accurate and straightforward comparison between the two NML technologies considered in this work. Figure 23.B shows the fully pipelined CMOS circuit: It is exactly like in Figure 22, with additions performed by XOR gates, and multiplication by AND gates. Just
like for the scheme in Figure 21, the CMOS implementation is composed by standard blocks. The N-bit multiplier is formed by N adjacent blocks, which are all identical beside the slight differences of the first and last ones.

Because of this strong modularity, once defined the three basic blocks (first, central, last), it is straightforward to create a GFM with any parallelism just by tuning the number of central blocks ($N_{bit} - 2$ central blocks). For example a 4-bit multiplier, like in Figure 23, counts 2 central blocks. Increasing the parallelism the circuit layout will simply grow horizontally.

The generalized N-bit CMOS GFM has been described with VHDL language. The top entity, called $Galois\_Multiplier$, instantiates N $basic\_block$ components. The $basic\_block$ has slightly different configurations, depending on its position within the circuit: first, last or center. This exact organization has been used also for the two NML implementations.

4.2.1 Timing analysis

Consider from now on a generic N-bit GFM. Due to both the Montgomery algorithm and the full pipeline, the inputs must be fed to the circuit in a peculiar way. The feedback path highlighted in blue in Figure 23 determines the input protocol. For a correct alignment of partial products’ sum, $DataA(n-1)$ must arrive when $DataA(n)$ reaches the end of the feedback loop. Since the blue loop is two clock cycles long, $DataA$ bits must be fed with a delay of 2 clock cycles starting from the MSB. Therefore the overall time for $DataA$ to be inputed is $2N \cdot T_{clk}$, leading to a throughput of $1/(2N \cdot T_{clk})$.

$DataB$ (just like the primitive polynomial $P$) is a parallel input, but to generate the correct partial products with $DataA$ its bits cannot arrive simultaneously. According to the circuit
TABLE III

TIMING PERFORMANCE OF THE CMOS GFM

<table>
<thead>
<tr>
<th>N bit</th>
<th>Interleaving</th>
<th>Throughput</th>
<th>Result: 1st bit out</th>
<th>Result: last bit out</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>2 op.</td>
<td>1/(8Tclk)</td>
<td>8Tclk</td>
<td>11Tclk</td>
</tr>
<tr>
<td>8</td>
<td>2 op.</td>
<td>1/(16Tclk)</td>
<td>16Tclk</td>
<td>23Tclk</td>
</tr>
<tr>
<td>N</td>
<td>2 op.</td>
<td>1/(2N · Tclk)</td>
<td>(2(N - 1) + 2) · Tclk</td>
<td>(3(N - 1) + 2) · Tclk</td>
</tr>
</tbody>
</table>

in Figure 23, DataA bits require a single clock cycle to pass through a basic block. Then the delay between DataB bits is of one clock cycle (Tclk), and each bit has to be hold for the whole operation: 2N · Tclk. The same is true for P because the feedback propagates as DataA. The result Res behaves just like DataB and P. Although this protocol remains unchanged for any circuit parallelism, inputs with higher number of bits need more time to be fed to the circuit.

Table III lists the timing information for a generic multiplier and for two specific parallelisms: 4-bit and 8-bit.

Three major issues derive from the required protocol:

- There is an unused clock cycle between a DataA bit and the next. This means that meaningful inputs are fed only for half of the time, so at any time half of the registers in the circuit would contain useless data.

- It is not possible to supply all bits of DataB simultaneously. The same is true for P and for acquiring Res.

- To guarantee a continuous data flow, the inputs of an operation are fed right after the ones from the previous one. Therefore the new operation starts while the previous one
is still processing. The first partial product has to be summed to 0, so the central shift register would be required to contain zero when the new data arrives. However it would still be carrying the final result from the previous operation.

The solutions adopted applies also to the two nanomagnetic implementations:

- **Interleaving.** To have a continuous flow of input data multiple non correlated sets of operations can be executed in parallel, so that the delay time between an input and the next is filled with other operations (2.2.4.1).

- **Preskew and deskew networks.** A full set of additional registers must be added to the multiplier’s body, in order to form preskew (for $Data_B$ and $P$) and deskew (for $Res$) networks. Figure 23.A shows the additional circuitry so that all bits of $Data_B$ can be served simultaneously. The same network has been used for $P$ and $Res$. We will see in Chapter 5 how they affect the circuit area growth as a function of the number of bits.

- **Shift Register Reset.** Each register of the central row has to be reset (set to ‘0’) when data from a new operation arrives. Since in that moment it will contain the final result of the previous operation, such result will be erased. Therefore a line of additional registers, with the same input as the shift registers, is added right below. In this way the final result can be preserved, allowing to execute a continuous flow of operations. The reset of the shift register is applied in the same way as $Data_B$ is fed to the circuit. A 1 clock cycle reset is applied to each register when a new data is fed to its correspondent $Data_B$
TABLE IV


<table>
<thead>
<tr>
<th>Element</th>
<th>Polynomial</th>
<th>Binary Representation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0000</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0001</td>
</tr>
<tr>
<td>2</td>
<td>$x$</td>
<td>0010</td>
</tr>
<tr>
<td>3</td>
<td>$x + 1$</td>
<td>0011</td>
</tr>
<tr>
<td>4</td>
<td>$x^2$</td>
<td>0100</td>
</tr>
<tr>
<td>5</td>
<td>$x^2 + 1$</td>
<td>0101</td>
</tr>
<tr>
<td>6</td>
<td>$x^2 + x$</td>
<td>0110</td>
</tr>
<tr>
<td>7</td>
<td>$x^2 + x + 1$</td>
<td>0111</td>
</tr>
<tr>
<td>8</td>
<td>$x^3$</td>
<td>1000</td>
</tr>
<tr>
<td>9</td>
<td>$x^3 + 1$</td>
<td>1001</td>
</tr>
<tr>
<td>10</td>
<td>$x^3 + x$</td>
<td>1010</td>
</tr>
<tr>
<td>11</td>
<td>$x^3 + x + 1$</td>
<td>1011</td>
</tr>
<tr>
<td>12</td>
<td>$x^3 + x^2$</td>
<td>1100</td>
</tr>
<tr>
<td>13</td>
<td>$x^3 + x^2 + 1$</td>
<td>1101</td>
</tr>
<tr>
<td>14</td>
<td>$x^3 + x^2 + x$</td>
<td>1110</td>
</tr>
<tr>
<td>15</td>
<td>$x^3 + x^2 + x + 1$</td>
<td>1111</td>
</tr>
</tbody>
</table>

register. The first register of the feedback (bottom-right corner) must be reset as well anytime a new $DataB(3)$ bit is applied.

4.2.2 Circuit simulation

The purpose of creating a CMOS version of the GFM is to compare its performances with those of NML technology. First, the circuit has been described with VHDL and verified through simulation with Modelsim 6.4. Then the circuit performances have been estimated through a physical place&route with Cadence Encounter 13.1, using a 28nm library of low power CMOS transistors.
We described with VHDL the CMOS fully pipelined version of the N-bit Galois Multiplier.

At first only the multiplier body was tested, both with and without exploiting interleaving.

Then the preskew and deskew additional circuitry have been added to the multiplier itself for another simulation session. The simulation without synchronization circuitry requires a quite complex testbench, while after adding the additional registers the timing protocol gets much simpler. The parallelism is defined by a generic parameter called N_BIT, which in the simulation is in the range $4 : 64$ (GF(16) to GF(2^{64})).

The circuit verification was carried out comparing simulation results to expected results evaluated through a proper Matlab script. Every testbench prints the results into a text file,
using functions from the std.textio library for VHDL. On the other side Matlab has a set of functions for handling Galois Field arithmetic. The function gf creates the required array of Galois Field elements, then any operation on those elements is performed within the Galois Field specified. It is then trivial to generate the product matrix (as in Table V) that will be used to write the expected results into a text file. This work uses the default primitive polynomials defined by Matlab, which identifies them with a number corresponding to the binary representation of polynomials’ coefficients. The simulation evaluates only a limited number of randomly determined multiplications, because for high number of bits the product table is extremely vast.

4.3 ME-NML Implementation

The central part of the study on the Galois Field Multiplier (GFM) has been the design and optimization of its MagnetoElastic NML implementation. This work presents, for the first time in literature, the design of a ME-NML circuit, also keeping into account the technological and physical constraints of this newly proposed technology. Chapter 3 explained how a Standard Cell Library and a RTL model have been developed for this technology, starting from the base cell derived from the MagnetoElastic Clock idea [1]. Section 3.3 introduced the ME-NML design methodology, also providing in Figure 20 a small design example. However only through the study of complex architectures it is possible to fully understand the potentialities and limitations of a novel technology.
4.3.1 Circuit design

The register function is intrinsic in ME-NML technology. So, while designing circuits, all that counts is the combinational logic. Since the only available ports are AND, OR and Inverter the 3-inputs XOR has been realized as in Figure 24.

Figure 24. 3-inputs XOR function constructed with AND, OR and Inverter gates.

4.3.1.1 Basic blocks

The basic block of GFM contains two AND and one XOR gates, plus a certain number of registers. Through several steps of manual design and optimization, the final basic blocks for the GFM came out as in Figure 25, where the newly designed ME-NML blocks are matched with the correspondent CMOS blocks of the circuit in Figure 23. The in/out signals for each block are indicated for an easier comparison with the CMOS circuit.
The reset network is not shown for CMOS, but its functioning was explained in 4.2.1. In the ME-NML implementation the reset (rst), treated just like any other signals, is applied to the signal (PEin) that propagates the temporary result from a block to the next one. The reset
is obtained through an AND gate with as inputs $PEin$ and the reset signal itself. The same is true for the reset applied to the feedback wire in the $Last$ block (bottom-right corner).

For the sake of clarity the electrodes were omitted and there is no vertical separation between cells. The cell’s color identify the clock phase: yellow for phase 1, pink for phase 2, light blue for phase 3, green for phase 4. A $N$-bit multiplier requires $N$ adjacent blocks: 1 $First$ block, $N - 2$ $Central$ blocks, 1 $Last$ block. Notice that the right border of the $n$ block has the same shape as the left border of the $n+1$ block.

**4.3.1.2 4-bit GFM**

![Diagram of Magnetoelastic NML implementation of a 4-bit Galois Multiplier.](image)

*Figure 26. Magnetoelastic NML implementation of a 4-bit Galois Multiplier.*
In Figure 26 the basic blocks have been pulled together to form the 4-bit GFM. Figure 27 contains a circuit which is equivalent to the ME-NML version in terms of timing. This scheme allows to easily comprehend how the ME-NML implementation works. Each register of Figure 27 represents four consecutive phases, so it is crossed in one clock cycle, which is the time needed to pass through four ME-NML cells. A feedback path is highlighted in both drawings: It is 6 clock cycles long, that is the time for crossing 24 ME-NML cells. The delay between DataA bits has to correspond to this critical path’s length. This delay is much longer compared to the CMOS circuit, because of the intrinsic pipeline nature of NML. The blue arrow is also useful to indicate how signals propagate through this kind of circuit.

![Figure 27. Equivalent circuit for the ME-NML GFM.](image)
4.3.1.3  4-bit GFM with synchronization circuitry

Figure 28. ME-NML Galois Multiplier with additional preskew and deskew networks.
One criticality described in Section 4.2.1 is the introduction of a preskew/deskew network, so that all bits of $DataB$, $P$ and $Res$ can be served/acquired simultaneously. The additional circuitry has been designed and added to the GFM body. Figure 28 is divided into three horizontal stripes. The central one is the GFM’s body (Figure 26) and the top and bottom ones are the required synchronization networks. The preskew/deskew circuitries can also be decomposed in basic blocks and described with VHDL generically for any number of bits, even though they are not as regular as the central section. They do not contain any logic, only interconnections.

4.3.2 VHDL description and circuit simulation

To verify the circuit functioning and to evaluate performances, the ME-NML Galois Multiplier has been described with the RTL model presented in Chapter 3. The top entity `Galois_Multiplier` instantiates and connects the required number of basic blocks (Figure 25), which are defined by another entity called `Base_Blocks` (see Listing 4.2). Any circuit parallelism can be obtained assigning the desired number of bits to the constant `N_BIT`.

The simulation was performed only on the circuit body, as it was enough to verify the circuit functioning. The synchronization circuitry do not add any logic, anyway a full synchronization network, related to the second case study of this work, has been modeled and simulated (Chapter 6). Since the additional network is not considered, the testbench is very delicate from the timing point of view. The simulation procedure is the same used for CMOS: Results from the simulation are compared with the expected results evaluated by a Matlab script.
Listing 4.2. VHDL entities of Galois Multiplier: full circuit and basic block.

```vhdl
--- Galois Multiplier entity ---
entity Galois_Multiplier is
  port (DataB, P, rst: in std_logic_vector(N_BIT-1 downto 0); -- DataB, P(x), reset
       Res: out std_logic_vector(N_BIT-1 downto 0); -- Result
       clkA, clkB, clkC, clkD: in std_logic; -- Clock signals
       n_mag: out natural := init_natural; -- # of magnets
       n_zones: out natural := init_natural; -- # of cells used
       AREA_EFF: out natural; -- Total magnets area
       AREA_TOT: out natural; -- Total area occupied by the cells
       Er: out natural; -- Energy consumption of nanomags
       Ec: out natural); -- Energy consumption of clock
end Galois_Multiplier;

--- Base Block entity ---
entity Base_Block is
generic(ELEMENT: integer); -- Identifies one among N_BIT basic blocks
  port (A_in, B, P, fb_in, PE_in: in std_logic;
        mrbit, fb_out, Res, PE_out: out std_logic;
        rst, rst_fb: in std_logic;
        clk, clkA, clkB, clkC, clkD: in std_logic; -- Clock signals (all phases)
        n_mag: out natural := init_natural; -- # of magnets
        n_zones: out natural := init_natural; -- # of cells used
        AREA_EFF: out natural; -- Total magnets area
        AREA_TOT: out natural; -- Total area occupied by the cells
        Er: out natural; -- Energy consumption of nanomags
        Ec: out natural); -- Energy consumption of clock
end Base_Block;
```

The timing protocol is very similar to the CMOS case but with 3 times longer delay, because the critical path is not 2 anymore, but 6. The result is a 6 clock periods delay between DataA bits, and 3 clock cycles of delay for the others: DataB, P, Res. To reach the maximum throughput 6 uncorrelated operations should be interleaved. Table VI contains the timing information concerning the ME-NML implementation. To properly understand this table refer to the equivalent circuit in Figure 26, rather than the original one in Figure 27.

The timing diagram resulting from the simulation of a simple operation is reported in Figure 29. The operation executed is \( Res = DataA \cdot DataB = 10 \times 9 \). The result can be found in Table V: \( 10 \times 9 = 5, "1010" \times "1001" = "0101" \). Prior to the operation execution all cells are
TABLE VI

TIMING PERFORMANCE OF THE ME-NML GFM

<table>
<thead>
<tr>
<th>N bit</th>
<th>Interleaving</th>
<th>Throughput</th>
<th>Result: 1st bit out</th>
<th>Result: last bit out</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>2 op.</td>
<td>$1/(24T_{clk})$</td>
<td>$23T_{clk}$</td>
<td>$32T_{clk}$</td>
</tr>
<tr>
<td>8</td>
<td>2 op.</td>
<td>$1/(48T_{clk})$</td>
<td>$45T_{clk}$</td>
<td>$66T_{clk}$</td>
</tr>
<tr>
<td>N</td>
<td>2 op.</td>
<td>$1/(6N \cdot T_{clk})$</td>
<td>$(6(N - 1) + 5) \cdot T_{clk}$</td>
<td>$(9(N - 1) + 5) \cdot T_{clk}$</td>
</tr>
</tbody>
</table>

considered in an undefined state, so that it will be easier to understand how inputs are given to the circuit, because signals stay undefined until they are assigned a value. The whole timing protocol strictly depends on the physical layout of the circuit.

Let’s analyze the diagram in detail:

**DataA** *DataA* is fed serially one bit every 6 clock cycles starting from the MSB.

**DataB** *DataB* is fed in parallel, one bit every 3 clock cycles starting from the MSB. Its values change every $6N_{bit}$ clock cycles.

**Primitive polynomial** It should be applied like *DataB*, but since the polynomial is usually kept fixed it is treated as a constant. The polynomial chosen is $x^4 + x + 1$ and it is mapped to binary as “10011”, but the MSB is not used by the Galois Multiplier.

**Result** The result must be acquired one bit every 3 clock cycles, starting from the MSB.

**Reset signals** The *rst* signal is applied to all the blocks but the first one, so *rst(0)* is always equal to 1. Each *rst(i)* bit is applied together with its corresponding *DataB(i)* and kept low for 6 clock cycles. The *rst2* controls the feedback and it is applied 1 clock cycle after the beginning of the operation.
Figure 29. Timing diagram of the operation $9 \times 10$ with the ME-NML 4-bit Galois Multiplier.

Clock signals There are 4 overlapped clock signals. The phase shift between one signal and the next is then $90^\circ$.

Area and Power The six natural signals at the bottom contain the results of the embedded performance evaluation: Number of nanomagnets, number of cells, total area occupied by nanomagnets, total area occupied by cells, energy required for magnets switching, energy dissipated by the clock network.

It may seem that in the diagram in Figure 29 only one operation is executed, but that is not totally true. The interleaving technique is not exploited, so the only operation evaluated by
the circuit is $10 \times 9$, but a close look reveals that such multiplication is executed 6 consecutive times. Notice that each bit of the final result keeps its value for 6 clock cycles. The reason is that instead of applying inputs and resets only for a single clock period out of six, they are kept active for 5 more.

### 4.4 Magnetic Clock NML Implementation

![Figure 30. The 2-bit Magnetic NML Galois Multiplier, comprehensive of preskew and deskew networks.](image)

The introduction of the MagnetoElastic Clock technology [1], was mainly triggered by the too high energy dissipation of the Magnetic Clock system. Therefore for an exhaustive study of the ME-NML, we provide a comparison with the Magnetic NML (described in 2.2.2), which is based on a magnetic field clock and a snake-clock mechanism [28].
This section illustrates an implementation of the Galois Multiplier based on the Magnetic NLM technology. Performance data will be extracted and compared with the other two technologies considered in this work. Magnetic Clock NML has already been studied from the physical and architectural point of view developing an *ad-hoc* RTL model [37]. So to say that the validity of this technology has been already proved, here we will just design the generic N-bit Galois Multiplier and compute directly from the circuit schematic all the information regarding timing, occupied area and power dissipation.

The two small examples presented in Figure 11 and Figure 14 provided an insight on how Magnetic NML circuits look like and how signal propagation works. We also explained how to address synchronization and feedback issues derived from the circuit layout, which is strongly dependent on the snake-clock system. This preliminary knowledge can be easily applied also to more complex structures, such as the Galois Multiplier.

4.4.1 Galois Multiplier scheme

Despite all the similarities among different NML implementations, the snake-clock approach leads to a unique circuit organizations. What remains unchanged is the systolic array nature of the bit-serial Galois Multiplier: Three basic blocks are defined for the Magnetic NML too.

We enclosed two drawings of the Magnetic NML Galois Multiplier including the synchronization networks: the 2-bit version in Figure 30 and the 4-bit version in Figure 31. The latter has been divided in two parts to allow a better visual comprehension: The right side of the cut on top should be connected to the left side of the other one. In both figures the circuit body (central stripe) i separated by the preskew/deskew networks (top and bottom). Furthermore
vertical blue lines mark the division among basic blocks: First, Central, Last. Once again any parallelism can be obtained by combining these blocks.

Figure 31. The 4-bit Magnetic NML Galois Multiplier, comprehensive of preskew and deskew networks. The circuit is split in left part (on top) and right part (below), to facilitate its comprehension.
A small area on the left in Figure 30 shows the exact layout of snake-clock wires and the signal propagation directions, in the rest of the drawing the forbidden areas are simply marked by black crosses. Notice also the feedback critical path for this implementation, it is highlighted with blue. Its length is 30 clock zones, which correspond to 10 clock cycles, since the snake-clock is a 3-phase clocking system.

4.4.2 Timing analysis

A new bit of DataA can be sent to the circuit every 10 clock cycles. The basic block depth is instead equal to 15 clock zones (5 clock periods), so that will be the delay between bits of DataB, P and Res. Table VII gives the main timing information on this implementation.

<table>
<thead>
<tr>
<th>N bit</th>
<th>Interleaving</th>
<th>Throughput</th>
<th>Result: 1st bit out</th>
<th>Result: Last bit out</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>2 op.</td>
<td>1/(40T_{clk})</td>
<td>40T_{clk}</td>
<td>55T_{clk}</td>
</tr>
<tr>
<td>8</td>
<td>2 op.</td>
<td>1/(80T_{clk})</td>
<td>80T_{clk}</td>
<td>115T_{clk}</td>
</tr>
<tr>
<td>N</td>
<td>2 op.</td>
<td>1/(10N \cdot T_{clk})</td>
<td>(10(N - 1) + 10)</td>
<td>(15(N - 1) + 10) \cdot T_{clk}</td>
</tr>
</tbody>
</table>
CHAPTER 5

CASE STUDY I: GFM RESULTS COMPARISON

This chapter is devoted to performance evaluation of the three GFM implementations in terms of occupied area and power consumption. First of all the results produced for each technology are discussed separately, providing details on their evaluation. Then the three versions are placed side by side, presenting an accurate comparison. NML circuits are handled keeping into account technological constraints and the exact details on the clock network chosen.

The outcomes demonstrate the effectiveness of ME-NML for power and area performances. For each implementation the results are evaluated for 4 to 64 bits, both with and without the preskew/deskew circuitry for input and outputs signals. The additional synchronization networks are a factor generally neglected in literature, even though they bring a significant increase of circuit area.

5.1 CMOS Results

The CMOS version of the GFM has been presented in Section 4.2. All the results are extracted after finalizing the physical layout through Cadence Encounter 13.1. For the place&route we exploited a low power CMOS 28 nm FDSOI standard cell library, with the following working conditions: $V = 0.9V$, $T = 25^\circ C$. The working frequency was set to $f = 100MHz$ even though the CMOS implementation could reach up to $7GHz$. The reason was to assure a fair comparison with the NML implementations, which are limited to a $100MHz$ frequency.
Figure 32. Post-route layout of the GFM in its CMOS implementation.

### 5.1.1 Occupied area

Figure 32 puts side by side the postroute layout of the GFM with and without synchronization circuitry, in its 4-bit and 8-bit implementations. The area has been calculated from the values of height and width of the core, without considering the die. Table VIII contains all the results of area occupation for the CMOS GFM.
### TABLE VIII

**AREA OCCUPATION OF CMOS GFM BOTH WITH AND WITHOUT SYNCHRONIZATION CIRCUITRY.**

<table>
<thead>
<tr>
<th>CIRCUIT</th>
<th>AREA</th>
<th>Number of bits</th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>4</td>
<td>8</td>
<td>16</td>
<td>32</td>
<td>64</td>
</tr>
<tr>
<td>No Synch</td>
<td>Width ($\mu$m)</td>
<td>14.31</td>
<td>19.08</td>
<td>28.37</td>
<td>37.35</td>
<td>52.95</td>
</tr>
<tr>
<td></td>
<td>Height ($\mu$m)</td>
<td>10.80</td>
<td>16.80</td>
<td>22.80</td>
<td>34.80</td>
<td>49.20</td>
</tr>
<tr>
<td></td>
<td>AREA ($\mu m^2$)</td>
<td>154.6</td>
<td>320.6</td>
<td>646.9</td>
<td>1299.7</td>
<td>2605.3</td>
</tr>
<tr>
<td>With Synch</td>
<td>Width ($\mu$m)</td>
<td>18.21</td>
<td>30.69</td>
<td>54.47</td>
<td>103.88</td>
<td>202.22</td>
</tr>
<tr>
<td></td>
<td>Height ($\mu$m)</td>
<td>14.40</td>
<td>26.40</td>
<td>50.40</td>
<td>96.00</td>
<td>187.20</td>
</tr>
<tr>
<td></td>
<td>AREA ($\mu m^2$)</td>
<td>262.3</td>
<td>810.1</td>
<td>2745.2</td>
<td>9972.5</td>
<td>37856.0</td>
</tr>
</tbody>
</table>

| Interconnection Overhead | 1.7 | 2.5 | 4.2 | 7.7 | 14.5 |

![CMOS Area Overhead](image)

Figure 33. Comparison of area occupation for the CMOS GFM both with and without synchronization circuitry.
The interconnection overhead is simply evaluated as the ratio between values with and without preskew/deskew networks, and it can also be observed in Figure 33. The impact of the additional circuitry goes from $1.7$ (4 bit) to $14.5$ (64 bit). Which means that it goes from adding the $70\%$ of the area for the 4 bit circuit, to increasing the 64 bit circuit (the highest parallelism considered) of $14.5$ times.

5.1.2 Power consumption

<table>
<thead>
<tr>
<th>POWER CONSUMPTION ($\mu$W)</th>
<th>Number of bits</th>
<th>4</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
</tr>
</thead>
<tbody>
<tr>
<td>Internal</td>
<td></td>
<td>12.09</td>
<td>28.21</td>
<td>57.28</td>
<td>116.95</td>
<td>245.87</td>
</tr>
<tr>
<td>Switching</td>
<td></td>
<td>1.21</td>
<td>3.38</td>
<td>7.21</td>
<td>14.99</td>
<td>31.52</td>
</tr>
<tr>
<td>Leakage</td>
<td></td>
<td>1.00</td>
<td>2.05</td>
<td>4.13</td>
<td>8.30</td>
<td>16.63</td>
</tr>
<tr>
<td>TOTAL</td>
<td></td>
<td>14.30</td>
<td>33.63</td>
<td>68.62</td>
<td>140.24</td>
<td>294.03</td>
</tr>
<tr>
<td>With Synch</td>
<td></td>
<td>20.40</td>
<td>70.38</td>
<td>243.90</td>
<td>855.50</td>
<td>3240.00</td>
</tr>
<tr>
<td>Internal</td>
<td></td>
<td>1.63</td>
<td>5.75</td>
<td>17.07</td>
<td>56.72</td>
<td>200.70</td>
</tr>
<tr>
<td>Switching</td>
<td></td>
<td>1.69</td>
<td>5.25</td>
<td>17.85</td>
<td>64.99</td>
<td>247.10</td>
</tr>
<tr>
<td>Leakage</td>
<td></td>
<td>23.72</td>
<td>81.37</td>
<td>278.82</td>
<td>977.21</td>
<td>3687.80</td>
</tr>
<tr>
<td>TOTAL</td>
<td></td>
<td>1.7</td>
<td>2.4</td>
<td>4.1</td>
<td>7.0</td>
<td>12.5</td>
</tr>
</tbody>
</table>

The post-route power estimation gave the results in Table IX. The losses increase due to interconnection overhead is also disclosed by Figure 34. The additional circuitry affects the
power consumption less than the area occupation, reaching a maximum increase of 12.5 times with respect to the power required by the GFM body itself.

5.2 Magnetoelastic NML Results

For what concerns the area and power estimation for the ME-NML implementation, the methodology and formulas have been detailed in Section 3.2.3. The results for the GFM body are directly evaluated by the VHDL model. Total area and energy components are given as output of the top entity Galois Multiplier during simulation, just like in the timing diagram of Figure 29. On the other hand the preskew/deskew parts have not been described with the model, their performance has been evaluated directly from the drawings. They can be generalized to any number of bits isolating some basic blocks. However the generalization
Figure 35. Basic blocks for the upper interconnections.

is much more complex, because the interconnections grow also vertically, requiring then the definition of more basic blocks.

5.2.1 Upper synchronization network

Figure 35 contains the nine blocks from which it is possible to compose, for any parallelism, the synchronization circuitry above the GFM’s body. For example with a certain combination of these blocks it is possible to create the interconnections above the circuit’s body in Figure 28. There would actually be a few differences between Figure 28 and the circuit realized with the standard blocks, because the blocks will have some additional cells and magnets, useless to the circuit functioning. The reason is that the base blocks have been generalized as much as possible. For our purposes the simplification is not a problem, the final results of area and power will just be slightly higher than they should.
Figure 36. Layout of the upper interconnections for the 8-bit GFM. The second table is the optimized layout.

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| G | H | H | H | H | H | I | G | H | H | H | H | H | I | G | H | H | H | H | H | I |
| GE | E | E | E | E | E | E | GE | H | H | E | I | GE | E | E | E | E | E | E | E | E | E | I |
| GE | E | E | E | E | E | E | GE | H | E | E | E | I | GE | E | E | E | E | E | E | E | E | E | I |
| GE | E | E | E | E | E | E | GE | E | E | E | E | I | GE | E | E | E | E | E | E | E | E | E | I |
| DE | E | E | E | E | E | F | DE | E | E | E | E | F | DE | E | E | E | E | E | E | E | E | E | F |

**TABLE X**

**NUMBER OF CELLS AND MAGNETS OF THE BASIC BLOCKS FOR THE UPPER INTERCONNECTIONS**

<table>
<thead>
<tr>
<th></th>
<th>Cells</th>
<th>Magnets</th>
<th></th>
<th>Cells</th>
<th>Magnets</th>
<th></th>
<th>Cells</th>
<th>Magnets</th>
</tr>
</thead>
<tbody>
<tr>
<td>G</td>
<td>8</td>
<td>26</td>
<td>H</td>
<td>7</td>
<td>23</td>
<td>I</td>
<td>5</td>
<td>15</td>
</tr>
<tr>
<td>D</td>
<td>8</td>
<td>40</td>
<td>E</td>
<td>12</td>
<td>74</td>
<td>F</td>
<td>5</td>
<td>21</td>
</tr>
<tr>
<td>A</td>
<td>13</td>
<td>48</td>
<td>B</td>
<td>14</td>
<td>56</td>
<td>C</td>
<td>13</td>
<td>56</td>
</tr>
</tbody>
</table>

Figure 35 tries to explain how to create the upper interconnections for a N-bit GFM, starting from the blocks from A to I. They result in a $N \times N$ matrix of blocks. The left part of Figure 36 shows how blocks would be placed in the 8-bit case. However some blocks in the top-central region are useless. The layout can then be optimized as in Figure 36 on the right, where the empty boxes correspond to empty regions. The number of rows and columns will be the same, but the block E will not be present $N - 2$ times in each column anymore. The central columns...
(col = 2 to col = N - 1) will have the following number of E blocks (the fractions have integer results):

\[
\left| \frac{col - \frac{N_{\text{bit}} + 1}{2}}{2} \right| + \frac{N_{\text{bit}}}{2}
\]

Table X lists the total number of cells and nanomagnets for each of the nine blocks. These values are used to evaluate the occupied area and power consumption according to the organization described above. Blocks are identified by the capital letters assigned in Figure 35.

5.2.2 **Lower synchronization network**

<table>
<thead>
<tr>
<th>Conn. Below</th>
<th>Col = 1</th>
<th>Col = EVEN</th>
<th>Col = ODD</th>
<th>Col = N</th>
</tr>
</thead>
<tbody>
<tr>
<td>Row (\equiv 1)</td>
<td><img src="image" alt="Diagram A" /></td>
<td><img src="image" alt="Diagram B" /></td>
<td><img src="image" alt="Diagram C" /></td>
<td><img src="image" alt="Diagram D" /></td>
</tr>
<tr>
<td>Row (\equiv 2 : N - 1)</td>
<td><img src="image" alt="Diagram E" /></td>
<td><img src="image" alt="Diagram F" /></td>
<td><img src="image" alt="Diagram G" /></td>
<td></td>
</tr>
<tr>
<td>Row (\equiv N)</td>
<td></td>
<td></td>
<td><img src="image" alt="Diagram H" /></td>
<td><img src="image" alt="Diagram I" /></td>
</tr>
</tbody>
</table>

Figure 37. Basic blocks for the lower interconnections.

The synchronization circuit below the GFM’s body has been treated just like the interconnections on top. As before the basic blocks have been organized in a table (Figure 37). The central columns, excluding then the first and last, have an alternate behavior. Odd columns
enclose different blocks than the even ones. The three examples in Figure 38 help understand the circuit organization.

### 5.2.3 Occupied area

**TABLE XI**

<table>
<thead>
<tr>
<th>MAGNETS and CELLS</th>
<th>Number of bits</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>4 8 16 32 64</td>
</tr>
<tr>
<td>No Synch</td>
<td>N of magnets</td>
</tr>
<tr>
<td></td>
<td>N of cells</td>
</tr>
<tr>
<td>With synch</td>
<td>N of magnets</td>
</tr>
<tr>
<td></td>
<td>N of cells</td>
</tr>
</tbody>
</table>

First, the number of nanomagnets and cells have to be determined, the values are listed in Table XI. Eventually the results concerning area occupation, both with and without the
preskew/deskew circuits, are organized in Table XII and plotted in Figure 39. Where, apart from the individual results, the interconnection overhead can be observed as well. The overhead due to the upper and lower interconnections behaves similarly to the CMOS implementation. It grows quadratically with the number of bits, going from 2.1 (4 bit) to 15.4 (64 bit).

<table>
<thead>
<tr>
<th>CIRCUIT AREA $\left(\mu m^2\right)$</th>
<th>No Synch</th>
<th>With synch</th>
<th>Interc. overhead</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of bits</td>
<td>Magnets</td>
<td>Magnets</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>3.2</td>
<td>6.5</td>
<td>2.1</td>
</tr>
<tr>
<td>8</td>
<td>6.5</td>
<td>21</td>
<td>3.2</td>
</tr>
<tr>
<td>16</td>
<td>13</td>
<td>72</td>
<td>5.1</td>
</tr>
<tr>
<td>32</td>
<td>26</td>
<td>294</td>
<td>8.9</td>
</tr>
<tr>
<td>64</td>
<td>53</td>
<td>1040</td>
<td>15.4</td>
</tr>
<tr>
<td>14</td>
<td>Cells</td>
<td>Cells</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>58</td>
<td>294</td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>116</td>
<td>1040</td>
<td></td>
</tr>
<tr>
<td>91</td>
<td>233</td>
<td>3590</td>
<td></td>
</tr>
<tr>
<td>294</td>
<td>116</td>
<td>3590</td>
<td></td>
</tr>
<tr>
<td>1040</td>
<td>233</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3590</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

5.2.4 Power consumption

The power consumption is proportional to the area occupation, because both measures have the number of cells as factor. Therefore the interconnections overhead is the same as for the occupied area. The detailed results are in Table XIII. In fact the magnets switching energy is negligible (20 times smaller) compared the clock network dissipation.
5.3 Magnetic Clock NML Results

It has not been discussed yet how to evaluate the performance of Magnetic Clock NML circuits, so it is done in this section before providing the results.

5.3.1 Number of clock zones and magnets

The evaluation of area and power performances requires: the number of clock zones, the length of the clock zones (circuit height) and the total number of magnets. These values are at first computed for each basic block and then put together to obtain results for each parallelism and with or without the upper and lower interconnections parts. The final results are directly presented in Table XIV. The number of clock zones is nothing less than the circuit horizontal
<table>
<thead>
<tr>
<th>POWER CONSUMPTION (µW)</th>
<th>Number of bits</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>4</td>
</tr>
<tr>
<td>No Sync</td>
<td></td>
</tr>
<tr>
<td>Switching</td>
<td>0.07</td>
</tr>
<tr>
<td>Clock</td>
<td>1.21</td>
</tr>
<tr>
<td>TOTAL</td>
<td>1.28</td>
</tr>
<tr>
<td>With sync</td>
<td></td>
</tr>
<tr>
<td>Switching</td>
<td>0.15</td>
</tr>
<tr>
<td>Clock</td>
<td>2.59</td>
</tr>
<tr>
<td>TOTAL</td>
<td>2.74</td>
</tr>
<tr>
<td>Interc. overhead</td>
<td>2.1</td>
</tr>
</tbody>
</table>

width, while the circuit height is for now measured in terms of magnets, the actual dimension can be evaluated knowing the magnets height and their vertical separation.

5.3.2 Occupied area

The Magnetic Clock NML exploits $90 \times 60nm^2$ magnets with separation $Sep_{mag} = 20nm$. Horizontally the clock zone contains four magnets, therefore its width is $W_{zone} = 4 \cdot (W_{mag} + Sep_{mag}) = 320nm$. These data, together with those in Table XIV, allow to evaluate the total area of magnets and the rectangle circumscribed to the circuit, the latter is shown in Table XV. Such table as usual encloses information on the preskew/deskew networks overhead, which is the lowest among the three technologies considered. We will see that the interconnection overhead is the same for both area and power estimation. Figure 40 gives an idea of the GFM behavior increasing the number of bits, with and without the additional synchronization circuits.
### TABLE XIV

DIMENSIONS AND NUMBER OF MAGNETS OF THE MAGNETIC NML GFM BOTH WITH AND WITHOUT SYNCHRONIZATION CIRCUITRY.

<table>
<thead>
<tr>
<th></th>
<th>4</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>No Synch</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of magnets</td>
<td>1818</td>
<td>3678</td>
<td>7398</td>
<td>14838</td>
<td>29718</td>
</tr>
<tr>
<td>Width (clock zones)</td>
<td>67</td>
<td>127</td>
<td>247</td>
<td>487</td>
<td>967</td>
</tr>
<tr>
<td>Height (magnets)</td>
<td>24</td>
<td>24</td>
<td>24</td>
<td>24</td>
<td>24</td>
</tr>
<tr>
<td><strong>With Synch</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of magnets</td>
<td>3154</td>
<td>7388</td>
<td>18880</td>
<td>53960</td>
<td>172504</td>
</tr>
<tr>
<td>Width (clock zones)</td>
<td>67</td>
<td>127</td>
<td>247</td>
<td>487</td>
<td>967</td>
</tr>
<tr>
<td>Height (magnets)</td>
<td>40</td>
<td>56</td>
<td>88</td>
<td>152</td>
<td>280</td>
</tr>
</tbody>
</table>

### TABLE XV

AREA OF THE MAGNETIC NML GFM BOTH WITH AND WITHOUT SYNCHRONIZATION CIRCUITRY.

<table>
<thead>
<tr>
<th></th>
<th>4</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
</tr>
</thead>
<tbody>
<tr>
<td>Area without synch ((\mu\text{m}^2))</td>
<td>57</td>
<td>107</td>
<td>209</td>
<td>411</td>
<td>817</td>
</tr>
<tr>
<td>Area with synch ((\mu\text{m}^2))</td>
<td>94</td>
<td>250</td>
<td>765</td>
<td>2610</td>
<td>9530</td>
</tr>
<tr>
<td>Interconn. overhead</td>
<td>1.7</td>
<td>2.3</td>
<td>3.7</td>
<td>6.3</td>
<td>11.7</td>
</tr>
</tbody>
</table>

#### 5.3.3 Power consumption

The power dissipation, as for the ME-NML, has two sources: magnets switching and clock wires. The average energy required by the switching of a single nanomagnets is equal to \(\delta E = 30K_bT = 1.24 \cdot 10^{-19} \text{J}\), since an adiabatic switch has to be exploited. The switching energy is obtained multiplying this value for the total number of magnets. However the main contribution is due to the clock network losses, because the current needed to generate the
magnetic field is very high: \( I = 3mA \). The power consumption is therefore the dissipation of the current \( I \) flowing through a copper wire, which has resistivity \( \rho = 16.8n\Omega \cdot m \). For each clock zone we consider a copper wire with width \( W_{clk} = W_{zone} = 320nm \) and thickness of \( T_{clk} = 400nm \), so its section is \( S_{clk} = W_{clk} \cdot T_{clk} \). At any instant, only one third of the clock zones is active, since only one of the clock wires at a time is active. Summing the length \( H_{zone} \) of one third of the clock zones \( N_{zones,eff} \) we obtain the length \( L_{clk} = N_{zones,eff} \cdot H_{zone} \) to assign to the copper wire, that will model the clock dissipation of the whole circuit. The power consumption is derived from the following formula:

\[
P = I^2 \cdot \frac{L_{clk}}{\rho S_{clk}}
\]
The power consumption results are in Table XVI. For further information on the Magnetic NML model refer to [37].

<table>
<thead>
<tr>
<th>POWER CONSUMPTION</th>
<th>Number of bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>μW</td>
<td>4  8  16  32  64</td>
</tr>
<tr>
<td>No Synch Magnets Switching</td>
<td>0.023  0.046  0.092  0.18  0.37</td>
</tr>
<tr>
<td>Clock Wires</td>
<td>70  132  257  506  1010</td>
</tr>
<tr>
<td>TOTAL</td>
<td>70  132  257  506  1010</td>
</tr>
<tr>
<td>With Synch Magnets Switching</td>
<td>0.040  0.092  0.24  0.67  2.14</td>
</tr>
<tr>
<td>Clock Wires</td>
<td>116  308  941  3210  11700</td>
</tr>
<tr>
<td>TOTAL</td>
<td>116  308  942  3210  11700</td>
</tr>
<tr>
<td>Interconn. overhead</td>
<td>1.7  2.3  3.7  6.3  11.7</td>
</tr>
</tbody>
</table>

5.4 Results Comparison

Now that all the results have been presented, we compare the performances of the three implementations in terms of area and power. The main interest is the ratio between the results for ME-NML and those for CMOS and Magnetic NML. Nonetheless the interconnection overhead trends of each technology are put side by side. The purpose of Table XVII is to collect in one place all these data. The first table concerns the GFM’s body only, the second table shows the results for the whole circuit, including the synchronization networks. Finally the third table reports once again the interconnection overhead, which is the ratio between area and power for
TABLE XVII

RATIO BETWEEN RESULTS FOR ME-NML AND THOSE FOR CMOS AND MAGNETIC NML. THE THIRD TABLE SHOWS THE INTERCONNECTION OVERHEAD TRENDS OF EACH TECHNOLOGY.

<table>
<thead>
<tr>
<th>No Synch</th>
<th>Number of bits</th>
<th>4</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
</tr>
</thead>
<tbody>
<tr>
<td>Area</td>
<td>CMOS / ME-NML</td>
<td>11.0</td>
<td>11.1</td>
<td>11.2</td>
<td>11.2</td>
<td>11.2</td>
</tr>
<tr>
<td></td>
<td>Mag.NML / ME-NML</td>
<td>4.1</td>
<td>3.7</td>
<td>3.6</td>
<td>3.5</td>
<td>3.5</td>
</tr>
<tr>
<td>Power</td>
<td>CMOS / ME-NML</td>
<td>11.2</td>
<td>12.9</td>
<td>13.1</td>
<td>13.4</td>
<td>14.0</td>
</tr>
<tr>
<td></td>
<td>Mag.NML / ME-NML</td>
<td>54.7</td>
<td>50.8</td>
<td>49.2</td>
<td>48.2</td>
<td>48.1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>With Synch</th>
<th>Number of bits</th>
<th>4</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
</tr>
</thead>
<tbody>
<tr>
<td>Area</td>
<td>CMOS / ME-NML</td>
<td>8.5</td>
<td>8.9</td>
<td>9.3</td>
<td>9.6</td>
<td>10.5</td>
</tr>
<tr>
<td></td>
<td>Mag.NML / ME-NML</td>
<td>3.0</td>
<td>2.7</td>
<td>2.6</td>
<td>2.5</td>
<td>2.7</td>
</tr>
<tr>
<td>Power</td>
<td>CMOS / ME-NML</td>
<td>8.7</td>
<td>9.9</td>
<td>10.4</td>
<td>10.3</td>
<td>11.3</td>
</tr>
<tr>
<td></td>
<td>Mag.NML / ME-NML</td>
<td>42.3</td>
<td>37.5</td>
<td>35.3</td>
<td>34.0</td>
<td>35.8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Interconnection Overhead</th>
<th>Number of bits</th>
<th>4</th>
<th>8</th>
<th>16</th>
<th>32</th>
<th>64</th>
</tr>
</thead>
<tbody>
<tr>
<td>Area</td>
<td>CMOS</td>
<td>1.7</td>
<td>2.5</td>
<td>4.2</td>
<td>7.7</td>
<td>14.5</td>
</tr>
<tr>
<td></td>
<td>Mag.NML</td>
<td>1.6</td>
<td>2.3</td>
<td>3.7</td>
<td>6.4</td>
<td>11.7</td>
</tr>
<tr>
<td></td>
<td>ME-NML</td>
<td>2.2</td>
<td>3.1</td>
<td>5.1</td>
<td>9.0</td>
<td>15.4</td>
</tr>
<tr>
<td>Power</td>
<td>CMOS</td>
<td>1.7</td>
<td>2.4</td>
<td>4.1</td>
<td>7.0</td>
<td>12.5</td>
</tr>
<tr>
<td></td>
<td>Mag.NML</td>
<td>1.7</td>
<td>2.3</td>
<td>3.7</td>
<td>6.3</td>
<td>11.6</td>
</tr>
<tr>
<td></td>
<td>ME-NML</td>
<td>2.1</td>
<td>3.2</td>
<td>5.1</td>
<td>9.0</td>
<td>15.6</td>
</tr>
</tbody>
</table>

the whole circuit and those related to the body itself. For the whole analysis the number of bits has been varied from 4 to 64.

The table shows that ME-NML owns the best performance in all the cases. First, consider the area without synchronization circuitry: CMOS circuit is 11 times larger than ME-NML, Magnetic NML instead is 3.5-4.1 times bigger. The additional interconnections have a slightly
stronger impact on ME-NML than on the others. The ratio between technologies lowers to 8.5-10.5 for CMOS and 2.5-3.0 for Magnetic NML. This decrease is confirmed by the interconnection overhead table, where ME-NML has the highest values for any number of bits.

Let’s switch now to the power consumption data, ME-NML is still the best technology. First consider the results without synchronization circuitry: CMOS consumes 11-14 times more energy than ME-NML, Magnetic NML instead requires around 50 times more than ME-NML. Just like for the area, when considering the full circuit, ME-NML performance suffers more for the additional interconnections. However this does not weaken its leadership significantly. The ratios decrease to 8.7-11.3 for CMOS and 42-36 for Magnetic NML. Notice once more that this behavior is also shown by the interconnection overhead values, which for ME-NML are always slightly higher than for Magnetic NML and CMOS.

Referring now to the third table only, notice that the synchronization networks have a huge impact, particularly for high number of bits. The area and power increase up to 15.6 times in the ME-NML case, 14.5 times for CMOS and 11.7 for the Magnetic NML.

For a better visual comprehension four comparison graphs have been enclosed:

1. Area comparison without synchronization networks (Figure 41);
2. Power comparison without synchronization networks (Figure 42);
3. Area comparison with synchronization networks (Figure 43);
4. Power comparison with synchronization networks (Figure 44).
Figure 41. Area comparison between the three GFM implementations without synchronization networks.

Data on occupied area, without considering the additional networks, is plotted in Figure 41. Of course the area increases with the number of bits, the interesting outcome is that the CMOS implementation has the worst performance, while the smallest area belongs to the ME-NML circuit. The CMOS library chosen is the most scaled that we have, but there currently exist transistors smaller that 28\text{nm}. However, even considering a 14\text{nm} library, it would result in a CMOS scaling of 4 times, so that the ME-NML still has a considerable margin. Moreover NML magnets can be scaled too.

Figure 42 depicts instead the power comparison, still neglecting the upper and lower interconnections. The curves are similar to the graphs of the circuit area. However, while ME-NML confirms itself as the best technology, the Magnetic NML is now definitely the worst one. It is
though what expected, as the Magnetic Clock network requires a very high current to generate the magnetic field.

For what concerns the synchronization networks, simply notice that the circuit body only grows horizontally, while the upper and lower networks grow also vertically, hence they grow quadratically. This additional cost is often neglected in literature, even though such circuitry is essential to properly interface our module with others. This is a recurring problem of QCA circuits [22], because of their intrinsic pipeline nature.

Figure 43 shows the occupied area for the three GFM versions after adding the preskew/deskew modules. All the curves have similar trends and ME-NML and CMOS have respectively the best and worst performance, like when considering the area of the GFM’s body only.
Figure 43. Area comparison between the three GFM implementations with synchronization networks.

Figure 44 shows instead the power consumption for the three GFM versions after adding the preskew/deskew modules.

The final considerations are mostly three. First, the MagnetoElastic NML has confirmed its potentialities. With a proper architectural choice it leads to a great reduction of circuit area and power losses of the clock network, which was the insuperable drawback of previous NML implementations. Second, the synchronization networks have a huge impact on performances, thus it is imperative to take them into consideration when they are required. Third, even with these excellent results, NML technology is not meant as a replacement for CMOS technology, since its speed is intrinsically limited. For this very circuit, with the 28nm library exploited, CMOS technology would be able to work at 7GHz, 70 times faster than the NML maximum.
Figure 44. Power comparison between the three GFM implementations with synchronization networks.

frequency: $100MHz$. The benefits of NML technology are bounded to circuit area and power consumption, together with its intrinsic memory ability.
CHAPTER 6

CASE STUDY II: MULTIPLY ACCUMULATE UNIT (MAC)

It has been proved that Magnetoelastic NML overcomes both Magnetic Clock NML and CMOS technologies in terms of circuit area and power consumption (Chapters 4 and 5). The ME-NML implementation of the bit-serial Galois Multiplier, organized as a systolic array, turned out to be extremely compact and easily scalable. However not all kinds of architectures are suitable for ME-NML technology. In this chapter we start investigating which architectures are best suited for this technology and why. The final goal is to develop some general guidelines for identifying which circuit organizations and design approaches can boost ME-NML performances.

Our inquiry focuses on the dualism between serial and parallel structures, trying to determine which one of the approaches gets the best out of ME-NML. The case study chosen is a generalized Multiply Accumulate unit (MAC), which will be realized in three different versions: fully parallel, serial-parallel, fully serial. The three generalized MAC will be designed, modelled, simulated and compared in terms of area, power, throughput and latency.

The MAC unit is composed by a multiplier, an adder and an accumulator: The main scheme is depicted in Figure 45. The operation performed by this circuit is the following:
\begin{align*}
t_0 :& Res_0 = A_0 \cdot B_0 \\
t_1 :& Res_1 = Res_0 + (A_1 \cdot B_1) \\
t_2 :& Res_2 = Res_1 + (A_2 \cdot B_2) \\
& \vdots \\
t_N :& Rest = \sum_{i=0}^{N} A_i \cdot B_i \\
\end{align*} (6.1)

Figure 45. Multiply Accumulate unit scheme.
6.1 Parallel Implementation

The first implementation presented is a parallel version of the MAC unit. It is basically composed by a parallel multiplier and an adder with feedback. The accumulator function is instead embedded, as ME-NML is intrinsically pipelined. The array multiplier and the ripple carry adder (RCA) have been chosen as components of the parallel MAC, because they both have a systolic array architecture. They are composed by blocks that communicate only with their neighbors, avoiding long interconnections and feedback. The feasibility of ME-NML circuit design strongly depends on those properties.

It is crucial to point out that the best circuits for CMOS usually maximize performances in terms of working frequency, at the cost of an higher complexity. However such optimizations do not necessarily have the same advantages when designed with ME-NML. The intrinsic pipeline sets a fixed maximum working frequency that depends on the technology itself and not on the architecture adopted. Therefore the optimization for ME-NML cannot improve the circuit speed, it has to be aimed elsewhere:

- Reduce area occupation and consequently also the power consumption;
- Minimize internal delays limiting the pipeline stages of feedback loops, affecting positively the overall circuit latency. The throughput instead does not depend on circuit layout if the interleaving technique can be exploited properly.

From this considerations and from the previous case study we can state that when handling ME-NML technology, the plainer the layout the better the performance. To double check this deductions we also designed a multiplier and an adder different from the Array Multiplier and
RCA. Both the Booth’s multiplier and the Carry Look-ahead Adder proved to be much more complex and big, especially the latter.

6.1.1 Array Multiplier and Ripple Carry Adder

Figure 46. 4-bit MAC scheme. Array Multiplier on the left and Ripple Carry Adder on the right.
The scheme of the 4-bit Array Multiplier (left) and the 8-bit Ripple Carry Adder (right) are drawn in Figure 46, where \textit{FA} and \textit{HA} stand for Full Adder and Half Adder. The two inputs \( A \) and \( B \) are parallel, just like the output \( \text{Res} \). Let’s consider a MAC unit with \( N_{\text{bit}} \) inputs \( A \) and \( B \). The result of the \( N \)-bit multiplication is a \( 2N_{\text{bit}} \) number, therefore the adder will have \( 2N_{\text{bit}} \) inputs. In fact in Figure 46 we have a 4-bit multiplier and a 8-bit adder.

Notice that the multiplier is basically a matrix of Full Adders, so it is two-dimensional and its area grows quadratically with the circuit parallelism. The Array Multiplier’s algorithm is the simplest one, it follows step by step the handmade multiplication. Partial products are shifted and added to an intermediate result. Each AND ports column in the drawing evaluates a partial product, which is then added to the intermediate result by the Full Adders. Moreover every AND column has a 1-bit shift with respect to the previous column to assure the proper alignment of the partial products sum. The final product goes to the RCA, which sums it with the accumulator’s value, which is stored in the RCA’s feedbacks. Within the adder the carry propagates vertically from one \textit{FA} to the next.

The circuit arrangement and orientation imitates the ME-NML implementation that will be presented shortly, to guarantee an easy visual comparison between the two circuits. However there are some differences. The scheme in Figure 46 does not have any pipeline stage, while the ME-NML MAC will be fully pipelined.

For the two circuits to be more similar, each row and column in Figure 46 should represent a pipeline stage. Furthermore the free space in the bottom part of the circuit will be removed.
to optimize the circuit area, placing half of the Adder’s FA modules horizontally under the Multiplier.

6.1.2 Full Adder and Half Adder

Figure 47. Half Adder and Full Adder realized with both ME-NML and CMOS technologies. (A) Half Adder. (B) Full Adder.

The basic modules of the MAC unit are Full Adder (FA) and Half Adder (HA), they represent the first step of the ME-NML MAC design. These modules can be arranged in many different ways, one version of the Half Adder has already been depicted in Figure 20. Here we present the FA and HA that have been exploited to create the parallel MAC. Figure 47.A
shows once again the ME-NML HA together with its CMOS scheme, Figure 47.B encloses the FA instead.

Figure 48. 4-bit parallel ME-NML MAC unit. Labels identify the base blocks of Multiplier and Adder.
Basically the whole parallel MAC has been designed exploiting these blocks only, providing them with a properly routed network of interconnections. A mandatory reset signal that propagates toward all the feedback loops of the RCA. The reset sets to '0' the feedbacks for the first operation and whenever the accumulator needs to be zeroed.

6.1.3 Basic blocks

The circuit organization is the same as for the Galois Field Multiplier. A set of basic blocks is defined so that they can be assembled to create a generic N-bit MAC. The blocks can be divided in three groups:

Multiplier blocks There are 9 base blocks and they are represented in Figure 49. The indexes of $\text{Mult}(\cdot,\cdot)$ refer to their position and occurrences within the matrix of a generic N-bit Array Multiplier. The main inputs and outputs are all labeled. $X$ and $Y$ are the multiplier inputs. The internal carry and partial sum signals are referred to as $c$ and $S$. The reset signal $\text{rst}$ does not concern the multiplication, it is simply passing through the Array Multiplier on its way toward the Adder. The $S_{\text{out}}$ outputs of the blocks in the Row 0 and in Column N-1 have the multiplication result bits, they will be connected to the input of the RCA. Row 0 has the results from $\text{Res}(0)$ to $\text{Res}(N-1)$, while Column N-1 ($\text{Mult}(0,N-1)$ excluded) has the results from $\text{Res}(N)$ to $\text{Res}(2N-1)$, where $\text{Res}(2N-1)$ is the signal $c_{\text{out}}$ of the block $\text{Mult}(N-1,N-1)$. The Adder’s base blocks are also labeled in Figure 48, which shows the whole 4-bit parallel MAC.
Figure 49. Base blocks of the Array Multiplier for the parallel MAC.
Adder blocks The 5 base blocks for the RCA are in Figure 50. As clear from Figure 48, half blocks are placed horizontally under the multiplier (Add-LSB), while the other half is placed vertically on the right side of the multiplier (Add-MSB). Add-LSB(0) contains the first two modules of the RCA: an Half Adder and a Full Adder. All the other blocks enclose a single FA with its feedback loop. Once again the main inputs and outputs are labeled:
$S_{\text{in}}$ and $S_{\text{out}}$ $S_{\text{in}}$ is one bit of the multiplication result, while $S_{\text{out}}$ is one bit of the final MAC result.

c$_{\text{in}}$ and c$_{\text{out}}$ c$_{\text{in}}$ and c$_{\text{out}}$ are simply the carry in and carry out that respectively come from the previous FA and go to toward the next.

rst Each FA receives a reset signal and splits it in two branches. The first acts on the feedback loop while the second is forwarded to the next block.

y The Add-LSB blocks lie below the multiplier, therefore the $Y$ bits have to pass through them.

Interconnections blocks To describe with the VHDL model a generic MAC also the interconnections have been divided in base blocks (Figure 51). 9 blocks are needed to build the interconnections for any circuit parallelism. The 7-bit MAC is the first one that requires all the 9 blocks, implementations smaller than 7-bit only require some of them. One of the functions of interconnection regions is the inputs and outputs synchronization. Just like for the Galois Multiplier, they assure that bits of the same signal can be fed and acquired simultaneously, guaranteeing the easiest possible interface protocol with other devices.

6.1.4 VHDL description and circuit simulation

The VHDL model and simulation procedure is the same as for the Galois Multiplier. The generic parallel MAC has been modeled with the usual components' hierarchy and tested up to 64 bits. Thanks to Matlab, for each parallelism to be tested, we created a set of 1000 random
Figure 51. Base blocks for the interconnections of the parallel MAC implementation

inputs and related results. The VHDL testbench acquires those random inputs and writes the simulation results into another file, which is to be compared to the expected results.

The top entity \texttt{MAC}\_\texttt{N.bit} (see Listing 6.1) instantiates the Multiplier, the Adder and various interconnections entities. Each of these entities will instantiate its own base blocks introduced in Section 6.1.3. In Listing 6.1, beside the performance \texttt{natural} signals and the clocks, there are the N-bit inputs \texttt{X}, \texttt{Y} and the 1-bit \texttt{reset}. The outputs are the 2N-bit \texttt{MAC_results} and the carry out of the MSB Full Adder of the RCA (\texttt{MAC}\_\texttt{Co}).
Listing 6.1. VHDL top entity of the parallel MAC

```vhdl
entity MAC_N_BIT is
port (X,Y: in std_logic_vector (N_BIT-1 downto 0);
reset: in std_logic;
MAC_result: out std_logic_vector (2*N_BIT-1 downto 0);
clkA, clkB, clkC, clkD: in std_logic; -- Main clock and clock zones
n_mag: out natural := init_natural; -- # of magnets
n_zones: out natural := init_natural; -- # of cells used
AREA_EFF: out natural; -- Total magnets area
AREA_TOT: out natural; -- Total area occupied by the cells
Ex: out natural; -- Energy consumption of nanomags
Ec: out natural); -- Energy consumption of clock
end MAC_N_BIT;
```

6.1.5 Timing Analysis

The Array Multiplier is composed by a matrix of $N \times (N-1) \times (N-1)$ base blocks. Increasing the circuit parallelism the matrix will get bigger, affecting the overall circuit latency. On the other hand for any number of bits the RCA will always be only one column thick, having a constant impact on the latency. Every block of the Multiplier requires 5 clock cycles to be crossed horizontally (signal $X$) and 2 vertically (signal $Y$). Therefore the inputs (bottom-left) need $(5(N-1) + 2N + 5) \cdot T_{clk}$ to reach the result. The additional 5 clock cycles are fixed and mainly refer to the time needed to pass through the RCA. The critical paths are highlighted with blue in Figure 52.A.

In a MAC each multiplication’s result is added to the value in the accumulator. Since each block of the adder has a 5 clock long feedback loop (Figure 52.B), the operations cannot be fed to the MAC in a continuous flow. Two operations must be fed with 5 cycles of delay in order for them to be added to each other. Therefore to reach the maximum throughput 5 uncorrelated
operations should be interleaved. With the interleaving the throughput is of one operation per clock cycle. All information regarding timing performance of the parallel MAC are listed in Table XVIII. The table indicates the throughput when the interleaving technique is exploited, hence the maximum possible throughput.

\[ \text{Latency: 1st Result out} = 1 / (T_{clk}) \times \begin{cases} 28 & \text{for } 4 \text{ op.} \\ 56 & \text{for } 8 \text{ op.} \\ 5(N - 1) + 2N + 5 \cdot T_{clk} & \text{for } N \text{ op.} \end{cases} \]

### Table XVIII

<table>
<thead>
<tr>
<th>N bit</th>
<th>Interleaving</th>
<th>Throughput</th>
<th>Latency: 1st Result out</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>5 op.</td>
<td>$1 / (T_{clk})$</td>
<td>$28T_{clk}$</td>
</tr>
<tr>
<td>8</td>
<td>5 op.</td>
<td>$1 / (T_{clk})$</td>
<td>$56T_{clk}$</td>
</tr>
<tr>
<td>N</td>
<td>5 op.</td>
<td>$1 / (T_{clk})$</td>
<td>$5(N - 1) + 2N + 5 \cdot T_{clk}$</td>
</tr>
</tbody>
</table>

Figure 52. Critical paths of the parallel MAC. (A) Critical paths of multiplier’s base blocks. (B) Feedback loop of adder’s base blocks.
6.2 Serial-Parallel Implementation

The parallel MAC described in the previous section has a 2D layout. The idea for the second version of the MAC was to create a circuit organized as a 1D array of elements. This section presents the best circuit we were able to obtain. It is referred to as serial-parallel MAC, because it has serial inputs and parallel output. While the design of the parallel MAC was trivial, in this case it was not possible to design a simple circuit able to keep up with the parallel implementation. The circuit’s body itself has excellent characteristics, but its input/output protocol is unique, it would be very difficult to interface it directly with other devices. Moreover additional interconnections are required, as in the case of the Galois Multiplier (Chapter 4), terribly spoiling the performances.

6.2.1 Circuit scheme

The scheme is Figure 53 is the body of the 4-bit serial-parallel MAC, but to have serial inputs and parallel output it requires additional registers. Let’s discard for now the preskew/deskew networks. The circuit counts $2N_{bit}$ 1-bit adders. Each adder has its own feedback, so that the array of FAs can function as an accumulator. A reset signal allows to reset the accumulator whenever necessary. As usual the scheme is fully pipelined to imitate ME-NML behavior. The timing protocol follows the handmade multiplication procedure, where the N partial products are evaluated one by one and summed together.
Figure 53 also shows a timeline that explains the inputs protocol to execute a 4-bit operation. At $t_0$, $A$ is fed serially starting from the MSB. After all 4 bits of $A$ enter the shift register, they are multiplied bitwise with $B(0)$, which has been applied in the meantime. This gives the first 4-bit partial product which goes in the first four Full Adders, while the remaining three Adders receive '0'. Data $B$ always has $N-1 = 3$ bits equal to '0', because partial products have a $N$-bit width. After the first partial product is evaluated data $A$ bits shift to the right and are multiplied with data $B(1)$ which arrives right after $B(0)$ but shifted of one step toward the MSB (right). In this way the second partial product is correctly aligned to the first one, so that they are added properly.
Figure 54. Full scheme of the 4-bit serial-parallel MAC.
Evaluating all the partial products only requires $N$ clock cycles. But another $N$ cycles have to be spent feeding '0s' to prepare the circuit for the next operation. The Full Adders’ carry-out signals are propagated to the carry-in of the next FA on the right. It is now evident that input $B$ enters the circuit in a way that would make it difficult to interface this circuit with others. The same applies to the result, whose bits need to be synchronized, just like for the Galois Multiplier in chapter 4. In Figure 54 the preskew (for $B$) and deskew (for Res) networks are added on top and bottom of the circuit body. It is immediately clear their great impact.

Also, the input $B$ is distributed to all FA blocks, while it should be given only to 4 blocks at a time, assigning '0' to the others. As a consequence, for the circuit to work properly, the '0's' must come from data $A$. Input $A$, after giving the $N$ bits of data $A$, will give $N$ '0s'. In this way the time to execute a single operation doubles.

6.2.2 ME-NML implementation

The main element is a Full Adder with a feedback loop for the result. The ME-NML FA used for our serial-parallel MAC is drawn in Figure 55. The feedback loop, highlighted in blue, is 3 clock periods long. Like the previous cases, the feedback is the critical path that decides the delay required between inputs. In this case a input bit has to be served every 3 clock cycles, hence the maximum throughput can be reached with a 3-operations interleaving. The two other patterns point out that the base block takes 2 clock cycles to be crossed horizontally, and 3 cycles vertically.
Figure 55. Full Adder block for the serial-parallel MAC. Three patterns underline horizontal crossing, vertical crossing and feedback loop.

The full adders in the scheme of Figure 54 only have $1T_{clk}$ latencies, therefore the timing is slightly different than the final ME-NML implementation. The two circuits are exactly the same apart from the internal delays. For example consider the input conditioning structure for $B$ in Figure 54, each register of the column at the top-left corner is realized in ME-NML with a 3 cycles delay.
The ME-NML final circuit of the 4-bit MAC is in Figure 56. The circuit is divided into four main regions and within each region the dashed lines identify the basic blocks. To construct the generic MAC each region has been treated separately. First, we selected the set of recurrent blocks, then we investigated how to organize them so that combining them properly it is possible
to create a MAC with any number of bits. The full set of blocks are enclosed in Figure 57. A different VHDL entity defines each region:

MAC.1D.body The central part is composed by 4 different blocks. It contains all the logic functions, while the other regions are exclusively interconnections.

MAC.1D.conn.above Describes the two regions pointed in Figure 56. The triangular region contains only one kind of cell, so it has been generated directly without the need of defining base blocks. The other part has been divided into 5 types of block. Their organization (described in the VHDL model) is quite tricky, but they still can recreate the required interconnections for any circuit parallelism.

MAC.1D.conn.below The left part is very similar to the right part of the connections above. The 5 base blocks of the two regions are lightly different. On the other hand the right part is composed only by two type of cells, therefore it has been described directly without requiring the definition of basic blocks.

MAC.1D.input.cond This conditioning network simply models a shift register, it allows to provide simultaneously the same bit of data $B$ to multiple FAs of the MAC.1D.body region.

The whole circuit has been described with the RTL model we developed for ME-NML technology. A substantial effort was devoted to the generic description of the interconnection networks. The top entity MAC.1D instantiates the four entities reported above. Notice in Listing 6.2 that the inputs $A$ and $B$ are serial, while the Result is parallel.
Components for: **MAC_1D_body**

First

| 0 |

Center

1 to N_BIT-3

| 1 | 2 | 3 | 4 | 5 | 6 |

Second Last

N_BIT-2

| 2 | 3 | 4 | 5 | 6 |

Last

N_BIT-1

| 3 | 4 | 5 | 6 |

Components for: **MAC_1D_conn_above**

| 1 | 2 | 3 | 4 | 5 | 6 |

Components for: **MAC_1D_conn_below**

| 1 | 2 | 3 | 4 | 5 | 6 |

Components for: **MAC_1D_input_cond**

First

| 0 |

Center

1 to N_BIT-3

| 1 | 2 | 3 | 4 | 5 | 6 |

Last

N_BIT-2

| 1 | 2 | 3 | 4 | 5 | 6 |

First

0

'B'

'0'

Rst

Rst

C_out

Res

A

B

C_in

Figure 57. Basic blocks for each region of the serial-parallel MAC.
Listing 6.2. VHDL top entity of the serial-parallel MAC

```
entity MAC_ID is
  port (A, B, Rst: in std_logic;
        Result: out std_logic_vector(2*N_BIT-1 downto 0);
    ) -- Omitted clock and area-power signals
end MAC_ID;
```

### 6.2.3 Timing analysis

Data $A$ and data $B$ give their bits serially with a delay of 3 clock cycles between them. Then the time required to provide all the bits is $3N_{bit} \cdot T_{clk}$. After that for another $3N_{bit} \cdot T_{clk}$ the inputs are set to '0', until a new operation starts. The throughput would be equal to one operation every $3 \cdot 2N_{bit}$ clock cycles, but exploiting the interleaving technique it goes up to $1/(2N_{bit} \cdot T_{clk})$. Table XIX reports these results and also evaluates the overall circuit latency. Data $A$ arrives directly at the MAC’s body, data $B$ instead has to cross the preskew network first. Also, data $B$ must reach the MAC’s body when all the bits of data $A$ have entered the circuit. As a consequence data $B$ must be fed earlier than data $A$. More precisely the two inputs must be applied with a time difference of $3(N_{bit} - 1) \cdot T_{clk}$.

### Table XIX

<table>
<thead>
<tr>
<th>N bit</th>
<th>Interleaving</th>
<th>Throughput</th>
<th>Latency: 1st Result out</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>3 op.</td>
<td>$1/(8T_{clk})$</td>
<td>$36T_{clk}$</td>
</tr>
<tr>
<td>8</td>
<td>3 op.</td>
<td>$1/(16T_{clk})$</td>
<td>$76T_{clk}$</td>
</tr>
<tr>
<td>N</td>
<td>3 op.</td>
<td>$1/(2N \cdot T_{clk})$</td>
<td>$(6(N - 1) + 4N + 2) \cdot T_{clk}$</td>
</tr>
</tbody>
</table>
6.3 Serial Implementation

The third and last implementation analyzed in this work is the Serial MAC, which has both serial inputs and output. The starting idea was to create a circuit exploiting only two 1-bit Full Adder, one for the multiplier and one for the adder.

![Diagram of the 4-bit serial MAC](image)

Figure 58. Scheme of the 4-bit serial MAC (preliminary implementation).
6.3.1 Serial MAC scheme

The architecture that best suited our demands is represented in Figure 58 in its 4-bit version. It consists of a serial multiplier, a serial adder and an accumulator, which is nothing less than the adder’s feedback loop. Registers with the $x3,x4,x32$ labels represent multiple cascaded registers (respectively 3, 4, 32) that have been combined together for a sharper visual understanding.

6.3.1.1 Multiplier

The multiplier accurately imitates the handmade multiplication algorithm (Figure 59 shows the 4-bit case). The serial inputs $A$ and $B$ are multiplied and then fed to the first Full Adder. Their products must produce all the 1-bit partial products of the form $A_i \cdot B_j$ (see Figure 59). To do so the inputs protocol for a 4-bit multiplication is the following:

\[
\begin{array}{cccccc}
A_3 & A_2 & A_1 & A_0 & x \\
B_3 & B_2 & B_1 & B_0 \\
\hline
A_3B_0 & A_2B_0 & A_1B_0 & A_0B_0 \\
A_3B_1 & A_2B_1 & A_1B_1 & A_0B_1 & - \\
A_3B_2 & A_2B_2 & A_1B_2 & A_0B_2 & - & - \\
A_3B_3 & A_2B_3 & A_1B_3 & A_0B_3 & - & - & - \\
\hline
S_7 & S_6 & S_5 & S_4 & S_3 & S_2 & S_1 & S_0
\end{array}
\]

Figure 59. Handmade 4-bit multiplication algorithm.
Data $A$ bits are given in the order $\{A_0, A_1, A_2, A_3\}$ for 4 times ($N_{\text{bit}}$ times) and then data $A$ is set to '0' until the end of the operation. To generate the partial product properly, each bit of data $B$ must be multiplied with all the data $A$ bits. Therefore the elapsed time to generate all the $A_i \cdot B_i$ products is $16 \cdot T_{\text{clk}}$ (in general $N_{\text{bit}}^2 \cdot T_{\text{clk}}$). In the 4-bit case $B$ is fed in the following order: $\{B_0, B_0, B_0, B_0, B_1, B_1, B_1, B_1, B_2, B_2, B_2, B_2, B_3, B_3, B_3, B_3\}$. After that data $B$ is set to '0' until the end of the operation.

So the Full Adder of the multiplier sums the partial products one bit at a time. It has two feedbacks, one for the result $S$ and one for the carry-out, so that the whole multiplication can be carried out by a single FA module. For a correct alignment of the partial products’ sum the carry feedback has to be $N_{\text{bit}}$ registers long, while only $N_{\text{bit}} - 1$ are required for the result’s loop. The multiplier produces one bit of the result every $N_{\text{bit}}$ clock cycles, therefore the whole operation takes $2N_{\text{bit}}^2 \cdot T_{\text{clk}}$, as the result counts $2N$ bits. The result is then forwarded to the adder, but only 1 bit out of N is meaningful.

Notice that the multiplier’s feedbacks both demand a control signal. The $\text{Rst-mult}$ simply resets the carry-in before starting a new operation. The $\text{Ctrl-mult}$ has instead a more complex function. We said that the output of the FA contains a bit of the final result every $N_{\text{bit}} \cdot T_{\text{clk}}$, all the other data are intermediate results. For a correct circuit functioning (see the algorithm in Figure 59), the bits of the final result must not be fed back to the FA. $\text{Ctrl-mult}$ is supposed to mask those bits, setting the feedback to '0'.
6.3.1.2 Adder

The adder sums up the multiplication result to the value in the accumulator starting from the LSB and puts the result back into the accumulator. It also has to keep track of the carry bits. Rst-adder resets the carry loop when the LSB of a new result arrives. The other reset signal Rst-acc allows to set the accumulator to 0.

6.3.1.3 Accumulator

The accumulator works as a shift registers, its data is always moving. Its length is equal to the duration of a multiplication: $2N_{bit}^2 \cdot T_{clk}$. Because of the circuit functioning, at any instant only $2N$ cells ($1/N$) of the accumulator registers will contain useful data. A lot of space is then wasted by registers (or cells in ME-NML) that for most of the time do not contain meaningful data. The solution we propose to reduce the great impact of the accumulator on the circuit area is to let multiple MAC units share the same accumulator.

6.3.2 Serial MAC with shared Accumulator

The accumulator of the first serial MAC proposed (Figure 58) is too long and costly. Even though the data to be stored is $2N_{bit}$ long, the accumulator has a length of $2N_{bit}^2$ registers. At every instant $2N_{bit} \cdot (N_{bit} - 1)$ register contain meaningless data. This means that ideally the same accumulator could be shared by $N$ different MAC units.

The circuit with the common accumulator was designed, described with the RTL model and simulated with positive results. But afterwards a further optimization came up: Notice that the Adder block can be shared as well, as it processes useful data only once every $N_{bit}$ clock cycles. So here we will present only the latest version.
The final scheme is shown in Figure 60, where eight 8-bit serial MAC units are represented together. They all share the same Accumulator and Adder. The Mult. and Adder are simplified as boxes, but they refer to the 8-bit circuit in Figure 58.

Below the multiplier blocks there are four rows of shift registers. The top line is meant to carry the results from all the multipliers to the Adder, but only the meaningful values are allowed to enter that shift register. The output of each multiplier has to pass first through a multiplexer which is controlled by $\text{Ctrl}_{\text{results}}$. This signal makes sure that the intermediate results of the multiplication will not enter the shift register, given that all the multipliers output the result bits at the same time. The length of 7 registers assures that the results of one MAC do not overwrite those of another one. The signal $\text{Ctrl}_{\text{results}}$ is set to ‘1’ once every $N$ clock cycles, otherwise it is ‘0’.

The Adder works as described before, but this time it will be exploited to its best, processing useful data all the time. The MAC result, stored in the accumulator, can be extracted serially at any point of it. If one acquires all the results from the same point of the accumulator, those of the MAC units closer to the Adder will arrive earlier.

Even though the eight MAC units are connected together, one might want to consider them as independent from each other, with their own inputs and output. Also, one might want all of them to have the same latency from inputs to result. In Figure 60 each MAC block has its own arrow that extracts the information in the accumulator. If the results are acquired in that way, every MAC has the same latency. Furthermore, inputs and output of each MAC are spatially separated from other MAC’s signals.
6.3.3 ME-NML implementation

The scheme in Figure 60 has been designed as suitable as possible to ME-NML technology. As usual for the Magnetoelastic NML design, we subdivided the circuit in the base blocks displayed in Figure 61. The modules follow the horizontal separation present in Figure 60, the first and the last MAC units are slightly different from the middle ones, which are all exactly the same. The block on the right is the shared Adder.

Until now all the ME-NML circuits were in some way modular, so that they could be described generically for any number of bits. On the contrary the serial MAC designed in this section is not scalable. All the feedbacks increase in length together with the number of bits, modifying radically the circuit layout.

Figure 60. Scheme of the 8-bit serial MAC with shared Accumulator and Adder.
Changing the parallelism, the MAC requires to be redesigned from scratch, so we only designed and simulated the 8-bit serial MAC. The full 8-bit serial MAC is in Figure 62, it contains 8 different MAC units working in parallel and sharing both Accumulator and Adder. The results are going out from the top of each block, while in Figure 60 they were outputted at the bottom. Anyway both cases have the same timing. As usual this architecture has been described with our RTL model for ME-NML.
Figure 62. ME-NML implementation of the 8-bit serial MAC with shared Accumulator and Adder.
6.3.4 Timing analysis

Since the Full Adders of the Multiplier processes a continuous flow of data, for this implementation it is not necessary to use the interleaving technique. Table XX contains the main information concerning timing. The throughput is the inverse of the execution time of one operation: \(1/(2N^2 \cdot T_{clk})\). Since the proposed circuit requires \(N\) MAC to be linked together, the throughput for the entire shared-accumulator serial MAC (8 MACs) is \(1/(2N)\).

<table>
<thead>
<tr>
<th>N bit</th>
<th>Interleaving</th>
<th>Throughput</th>
<th>Latency: LSB of Result out</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>1 op.</td>
<td>(1/(32T_{clk}))</td>
<td>(45T_{clk})</td>
</tr>
<tr>
<td>8</td>
<td>1 op.</td>
<td>(1/(128T_{clk}))</td>
<td>(85T_{clk})</td>
</tr>
<tr>
<td>(N)</td>
<td>1 op.</td>
<td>(1/(2N^2 \cdot T_{clk}))</td>
<td>((2N^2 + 9) \cdot T_{clk})</td>
</tr>
</tbody>
</table>

The latency from the beginning of an operation to when the LSB of the result reaches the output is \(2N^2 \cdot T_{clk}\). This value of latency applies if the results are taken as in Figure 62, from the top of each block. In this way all the blocks have the same latency, even if some of them are closer than others to the Adder. However the result could also be acquired much closer to the Adder, so to minimize the latency. For example right after the Adder’s output, just like \textit{MAC\_Res} in Figure 62 at the bottom-right corner.
CHAPTER 7

CASE STUDY II: MAC RESULT COMPARISON

This chapter presents the performance outcomes for the MAC unit implementations proposed in Chapter 6. Here the three architectures are examined in terms of occupied area and power consumption, while the throughput and latency information have already been exhibited. At last the different MAC versions are placed side by side, offering a rigorous comparison. The results estimation follows the main guidelines adopted for the case study on the Galois Multiplier.

It will be proved the superiority of the parallel MAC over the other two architectures. For a fair comparison of area and power, each implementation should have the same throughput, but that it is not the case. Therefore we combined as many MAC modules as needed to reach a throughput equal to 1. For example since the serial MAC has throughput \(1/(2N^2)\), the area and power of a single serial MAC have been multiplied by \(2N^2\) as if \(2N^2\) MAC units were working together to achieve a 1/1 throughput.

7.1 Parallel MAC Results

The simulation of the VHDL model for the parallel MAC tells us the number of nanomagnets and cells, the occupied area and the value of the two energy components. The complete set of results has been arranged in Table XXI:

- **Area.** The layout of this circuit, as clear from Figure 48, has many empty internal regions.

  So the area evaluated by the model (Cells area in the table) is smaller than it should,
because it only considers the space occupied by cells. The value actually assigned to the parallel MAC is rounded up to the parallelogram circumscribed to the circuit (TOT in the table). To obtain the parallelogram’s area we derived a generic equation for evaluating height and width (in terms of cells) for any number of bits.

- **Power.** The model evaluates the two power components, which have been added together to get the total consumption.

- **Increase rate.** The increase rate simply shows the growth of area and power when the number of bits doubles. So the increase rate in the \( N_{bit} = 16 \) column is the result for \( N_{bit} = 16 \) divided by the result for \( N_{bit} = 8 \).

As expected the increase rate is quadratic and regular, because that is how both the Multiplier and the interconnection regions grow. The wasted space because of the empty inner regions has a big effect on the area occupation, while it does not affect the power consumption.

<table>
<thead>
<tr>
<th>Parallel MAC</th>
<th>Number of bits</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>4</td>
</tr>
<tr>
<td><strong>NUMBER OF CELLS</strong></td>
<td>1507</td>
</tr>
<tr>
<td><strong>AREA</strong></td>
<td></td>
</tr>
<tr>
<td>Cells area (( \mu m^2 ))</td>
<td>96</td>
</tr>
<tr>
<td>Height (# of cells)</td>
<td>53</td>
</tr>
<tr>
<td>Width (# of cells)</td>
<td>43</td>
</tr>
<tr>
<td>TOT (( \mu m^2 ))</td>
<td><strong>150</strong></td>
</tr>
<tr>
<td>Increase rate</td>
<td>-</td>
</tr>
<tr>
<td><strong>POWER</strong></td>
<td></td>
</tr>
<tr>
<td>TOT (( \mu W ))</td>
<td>9.7</td>
</tr>
<tr>
<td>Increase rate</td>
<td>-</td>
</tr>
</tbody>
</table>
Right now we are working on an optimized version that is completely compact. The new circuit was obtained by rearranging the base block of both the multiplier and the adder as in Figure 63. The expected improvements concern area and latency reduction ($3T_{clk}$ both vertically and horizontally). Anyway precise results are not available yet.

7.2 Serial-Parallel MAC Results

Since the Serial-parallel MAC layout is very compact, the area calculated by the VHDL model corresponds to the actual space occupied by the circuit. So increase rates of area and power are pretty much the same as they are both proportional to the number of cells. Actually


the switching energy is only proportional to the number of nanomagnets, but for big circuits it is also in some way proportional to the number of cells. Furthermore this component is at least 15 times lower than the clock network losses.

All the results are displayed in Table XXII. Looking at the number of cells of each region, it is possible to see how different parts grow as the number of bits increases. As expected the body and the input conditioning expand linearly, while the interconnection regions grow quadratically. The \( TOT / Body \) slot gives precise intel on how much area is occupied by input/output preskew/deskew networks.

### 7.3 Serial MAC Results

Even if only the 8-bit serial MAC has been designed and simulated, it was trivial to obtain a projection of the number of cells for the other parallelisms. What varies with the number of bits are the two feedback loops of the multiplier block (Figure 58), the Accumulator and

---

**TABLE XXII**

SERIAL-PARALLEL MAC PERFORMANCE RESULTS.

<table>
<thead>
<tr>
<th>Serial-parallel MAC</th>
<th>Number of bits</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>4</td>
</tr>
<tr>
<td><strong>NUMBER OF CELLS</strong></td>
<td></td>
</tr>
<tr>
<td>Body</td>
<td>303</td>
</tr>
<tr>
<td>Conn. above</td>
<td>98</td>
</tr>
<tr>
<td>Conn. below</td>
<td>125</td>
</tr>
<tr>
<td>Input cond.</td>
<td>53</td>
</tr>
<tr>
<td>TOT</td>
<td>579</td>
</tr>
<tr>
<td><strong>TOT / Body</strong></td>
<td>1.9</td>
</tr>
<tr>
<td>AREA (( \mu m^2 ))</td>
<td>41</td>
</tr>
<tr>
<td>POWER (( \mu W ))</td>
<td>3.7</td>
</tr>
<tr>
<td>Increase rate</td>
<td>-</td>
</tr>
</tbody>
</table>
the shift register that brings the products to the Adder (Figure 60). Also the loop of the
adder gains length. In each single MAC block, to obtain the 2N-bit circuit from the N-bit one,
the multiplier’s loops must get \( N \) clock periods longer. The same is true for the segment of
the products’ shift register and for each of the two segments of the accumulator. From this
considerations it was possible to predict with good approximation the growth of the serial MAC
with the number of bits.

In Table XXIII the first row of data refers to the whole circuit with shared adder and
accumulator. But such circuit contains \( N \) MAC units. To get an idea of the weight of a single
MAC, the total number of cells has been divided by the number of bits, which is also the
number of MAC blocks enclosed by the entire circuit. The result are in the **Effective MAC**
row. Area and power are also the effective values for a single MAC, not those for the whole structure
containing many MAC units. Their behavior is the same, as usual for compact circuits.

### TABLE XXIII

SERIAL MAC PERFORMANCE RESULTS.

<table>
<thead>
<tr>
<th>Serial MAC</th>
<th>Number of bits</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>4</td>
</tr>
<tr>
<td><strong>NUMBER OF CELLS</strong></td>
<td>Entire shared circuit</td>
</tr>
<tr>
<td></td>
<td>Effective MAC</td>
</tr>
<tr>
<td><strong>AREA (( \mu \text{m}^2 ))</strong></td>
<td>9.1</td>
</tr>
<tr>
<td><strong>POWER (( \mu \text{W} ))</strong></td>
<td>0.82</td>
</tr>
<tr>
<td>Increase rate</td>
<td>-</td>
</tr>
</tbody>
</table>
The throughput of the serial MAC decreases quadratically with the number of bits. Therefore ideally, to keep up with the parallel MAC performance, the increase rate of a single MAC should be equal to 1. Unfortunately this is clearly not the case.

7.4 Results Comparison

<table>
<thead>
<tr>
<th>TABLE XXIV</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMPARISON OF THE 3 MAC IMPLEMENTATIONS, WITH THE THROUGHPUT BEING EQUAL.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Number of bits</th>
<th>4</th>
<th>8</th>
<th>16</th>
<th>32</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>AREA</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0D</td>
<td>291</td>
<td>1300</td>
<td>8030</td>
<td>55,300</td>
</tr>
<tr>
<td>1D</td>
<td>331</td>
<td>2050</td>
<td>13,800</td>
<td>99,900</td>
</tr>
<tr>
<td>2D</td>
<td>150</td>
<td>601</td>
<td>2410</td>
<td>6930</td>
</tr>
<tr>
<td>0D/2D</td>
<td>1.94</td>
<td>2.16</td>
<td>3.34</td>
<td>5.74</td>
</tr>
<tr>
<td>1D/2D</td>
<td>2.21</td>
<td>3.41</td>
<td>5.75</td>
<td>10.4</td>
</tr>
<tr>
<td><strong>POWER</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0D</td>
<td>26.3</td>
<td>117</td>
<td>724</td>
<td>4990</td>
</tr>
<tr>
<td>1D</td>
<td>29.8</td>
<td>185</td>
<td>1250</td>
<td>9010</td>
</tr>
<tr>
<td>2D</td>
<td>9.71</td>
<td>38.1</td>
<td>151</td>
<td>600</td>
</tr>
<tr>
<td>0D/2D</td>
<td>2.71</td>
<td>3.08</td>
<td>4.8</td>
<td>8.32</td>
</tr>
<tr>
<td>1D/2D</td>
<td>3.07</td>
<td>4.86</td>
<td>8.27</td>
<td>15</td>
</tr>
<tr>
<td><strong>AREA</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0D</td>
<td>58</td>
<td>260</td>
<td>1610</td>
<td>11,100</td>
</tr>
<tr>
<td>1D</td>
<td>198</td>
<td>1230</td>
<td>8300</td>
<td>59,000</td>
</tr>
<tr>
<td>2D</td>
<td>150</td>
<td>601</td>
<td>2410</td>
<td>6930</td>
</tr>
<tr>
<td>0D/2D</td>
<td>0.39</td>
<td>0.43</td>
<td>0.67</td>
<td>1.15</td>
</tr>
<tr>
<td>1D/2D</td>
<td>1.32</td>
<td>2.05</td>
<td>3.45</td>
<td>6.22</td>
</tr>
<tr>
<td><strong>POWER</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0D</td>
<td>5.3</td>
<td>23.5</td>
<td>145</td>
<td>998</td>
</tr>
<tr>
<td>1D</td>
<td>17.9</td>
<td>111</td>
<td>748</td>
<td>5410</td>
</tr>
<tr>
<td>2D</td>
<td>9.71</td>
<td>38.1</td>
<td>151</td>
<td>600</td>
</tr>
<tr>
<td>0D/2D</td>
<td>0.54</td>
<td>0.61</td>
<td>0.96</td>
<td>1.66</td>
</tr>
<tr>
<td>1D/2D</td>
<td>1.84</td>
<td>2.91</td>
<td>4.96</td>
<td>9.01</td>
</tr>
</tbody>
</table>
The three architectures have been analyzed in terms of throughput, latency (Chapter 6),
circuit area and power consumption (Sections 7.1-2-3). Up to now the results of each MAC
implementation have been presented singularly, here they are placed side by side. The complete
set of data required for the comparison are enclosed in Table XXIV, where the labels 0D, 1D,
2D refer respectively to Serial MAC, Serial-parallel MAC, Parallel MAC.

7.4.1 Comparison conditions

7.4.1.1 Interleaving

To reach their maximum throughput, both Parallel MAC and Serial-parallel MAC, ne-
cessitate the interleaving technique. The parallel circuit requires a 5 operations interleaving,
otherwise its throughput would be $1/5T_{clk}$ and not $1/T_{clk}$. The serial-parallel version requires
instead 3 operations only. The Serial MAC does not require any interleaving. The comparison
is carried out in two different situations, at first without considering the interleaving possibility,
then assuming that the interleaving is exploited to its best.

7.4.1.2 Equal throughput

To obtain a meaningful comparison, area and power performance should be referred to
circuits with the same throughput. The output rate of the Parallel MAC has been used as ref-
erence for both cases: With and without interleaving. So in Table XXIV the results concerning
the parallel MAC are simply those of a single unit. On the other hand the results of the other
two implementations have been multiplied by a coefficient, which is the number of units that
should work in parallel to reach the same throughput as the Parallel MAC. They have to arrive
at a $1/5T_{clk}$ rate without interleaving, and a $1/T_{clk}$ with interleaving.
• **Serial MAC.** Throughput always is $1/(2N^2 \cdot T_{clk})$. $2N^2$ MAC units required to reach $1/T_{clk}$, $2N^2/5$ MAC units required to reach $1/5T_{clk}$.

• **Serial-parallel MAC.** Exploiting interleaving its throughput is $1/(2N \cdot T_{clk})$, so $2N$ units required to reach $1/1T_{clk}$. Without using the interleaving technique output rate is $1/(3 \cdot 2N \cdot T_{clk})$. So $3/5 \cdot 2N$ units to arrive at $1/5T_{clk}$.

### 7.4.2 Results exploiting interleaving

Let’s take now a closer look at Table XXIV, starting from the *With interleaving* part. The same results are also depicted in Figure 64 and Figure 65. The 2D implementation is undoubtedly the most efficient, while the 1D (serial-parallel) has the worst outcomes. The $0D/2D$ and $1D/2D$ rows are meant to give a sharper impression of the comparison. There are two main trends to be noticed.

Firstly the parallel MAC, with respect to the other implementations, is the best both for area and power, but in different ways. The power performance leads on the other architectures definitely more than the area occupation. This fact is to be attributed to the empty regions within the parallel MAC layout (serial and serial-parallel MAC do not have any), which largely increase the area but do not affect the power consumption. Furthermore, the area has been rounded up to the circumscribed parallelogram, including then also some empty space outside of the multiplier. So to say that the actual circuit area is slightly less than what reported.

From the alternative solution we are working on for the Parallel MAC it seems that the problem of free inner regions can be solved. Therefor the power results presented here are more
significant than those for the area. Because with a compact layout the area would improve up to the power performance.

Secondly, the results of the three implementations fall apart from each other as the number of bits increases. Notice how for the power the 4-bit case gives $O_D/2D = 2.71$, $1D/2D = 3.07$, while the 32-bit case has $O_D/2D = 8.32$, $1D/2D = 15$. Ideally how should the three MAC units grow to keep the same relationships among each other together with a constant throughput?

- Parallel MAC: if $N_{bit}$ doubles it grows 4 times and keeps the same throughput. Let’s see how the other should behave to reach a 4 times area increase.

- Serial-parallel MAC: if $N_{bit}$ doubles the throughput gets halved, so twice the number of MAC units are required to maintain the same throughput as before. Therefore for the
Figure 65. Power comparison of the three MAC implementations exploiting interleaving and with the throughput being equal.

- Serial MAC: if $N_{\text{bit}}$ doubles the throughput gets 4 times lower, so 4 times the number of MAC units are required to maintain the same throughput as before. Therefore for the overall area to grow only 4 times, the area of a single MAC cannot become any larger. However the serial-parallel MAC grows almost quadratically with the number of bits (section Table XXII), because of the preskew/deskew networks. The parallel MAC also has those kind of interconnections, but their quadratic growth do not affect the MAC performance. It has a 2-D structure, so every part of it grows quadratically. So also the serial MAC do not follow the ideal behavior required to keep up with the parallel
implementation. Its MAC unit increases with the number of bits up to the 545% (64-bits), the reason are the several feedback loops increasing linearly with the number of bits (Table XXIII).

7.4.3 Results without exploiting interleaving

In a situation where the interleaving technique could not be used, the hierarchies among the three MAC versions undergo slight changes. Look again at Table XXIV and also refer to Figure 66 and Figure 67. The performance of the parallel and serial-parallel MAC units worsen respectively of 5 and 3 times, according to their previous interleaving usage. The serial MAC gains a lot in this situation because it cannot exploit interleaving anyway.
Figure 67. Power comparison of the three MAC implementations without interleaving and with the throughput being equal.

In fact the serial MAC becomes the leading architecture up to a 16 bits parallelism. But since, as explained before, none of the implementations can keep up with the parallel one when the number of bits increases, finally the parallel MAC takes back its lead for 32 or higher number of bits.

7.4.4 Final considerations

The serial MAC can then be a fine alternative when unable to provide to the circuit interleaved operations. The idea of sharing accumulator and adder boosted the performance, but it can also be a setback, as it requires $N_{bit}$ multiple MAC modules to be connected together. It is not possible for one of them to function without the presence of the others. Anyway the parallel MAC has by far the most promising architecture organization. Its strength is twofold:
Advantage over the serial-parallel MAC The circuit’s body is a 2D array, just like all the synchronization interconnections networks. So, while extremely bothersome for 1D structures, the additional skew networks do not affect the 2D circuits growth trends. Unfortunately the serial-parallel MAC greatly suffers the input/output conditioning networks. The only way for this circuit to be very competitive would be a system where it could interface itself with other modules without the need for its additional preskew/deskew networks.

Advantage over the serial MAC Long interconnections and feedbacks are the main problem with ME-NML technology. The 2D systolic array organization of the parallel MAC keeps them to the minimum, avoiding for example the long feedback required for serial multiplication, which in the serial MAC also affect the loops of adder and accumulator.
CHAPTER 8

CONCLUSIONS

The Magnetoelastic clock brought a great enhancement to NML technology because it consumes remarkably low power. However only a proper choice of architecture can preserve the benefits of this clock solution. This work is meant to be the starting point for circuit design with MagnetoElastic technology, presenting a series of achievements to deal with ME-NML circuits.

Standard Cell library
First of all the definition of the Standard Cell library, together with the high regularity of circuit layout, will be the foundation for the creation of a design tool, that could greatly improve future research in this field. The design and simulation methodology proposed for this work consists of a hierarchical RTL model, based of the set of Standard Cells. The model contains all the information concerning the physical placement and orientation of cells. Furthermore the embedded capability of exact performance evaluation makes the model an advanced stand-alone tool.

Case Study I
The case study on the generic N-bit Galois Multiplier provided an assessment of the true value of this new technology. Results proved that the MagnetoElastic clock system solves the power losses issue of the clock network for the Magnetic NML, achieving a 50 times reduction of power absorption. Nonetheless its area turns out to be 4 times more compact. However
the most impressive outcome is the advantage over the state-of-the-art CMOS transistors. The comparison has been performed mapping the CMOS circuit with Encounter by Cadence exploiting a low power 28nm FDSOI standard cell library. The ME-NML Galois Multiplier overcomes CMOS transistors of 10 times both for area occupation and power consumption.

Anyway even with these excellent results NML technology is not meant as a replacement for CMOS technology, since its speed is intrinsically limited to 100MHz. ME-NML could be introduced alongside CMOS for some specific applications that can benefit from its high integration, low power and logic-in-memory ability. A radical change of technology would require an enormous cost for retooling an entire industry. To even consider such a change the performance improvements of the new technology must be measured in orders of magnitude.

Apart from the comparison with other technologies this case study also provides other essential structural information, as it is the first design example of a complex circuit. It demonstrates that systolic array architectures are particularly suited for ME-NML design. Furthermore it highlights a huge limitation of serial-parallel circuits, as they require preskew and deskew networks that greatly affect the area occupation. The interconnection overhead gets worse increasing the circuit parallelism. In fact the body of serial parallel circuits grows linearly with number of bits, while the synchronization networks increase their area quadratically. The effect is that half of the 4-bit Galois Multiplier’s area is devoted to the additional circuitry, while in the 64-bit Galois Multiplier the synchronization networks are around 14 times bigger than the circuit’s body.
Case Study II

Once the potentialities of ME-NML technology have been ascertained, an extensive work has to be carried out to discover which kinds of architectural organization lead to the best performance. To do so the second case study put side by side three main classes of circuits: parallel (2D structure), serial parallel (1D structure), serial (0D structure). The parallel MAC results are overall better than the other two implementations in particular for high parallelisms, while for small circuits the performances are more similar. When it is not possible to exploit interleaving, the serial MAC implementation is able to reach the performance of the parallel MAC and even outdo it for small parallelisms. The reason is that the serial MAC implementation does not require the interleaving technique to function at its best.

Even though this is just one example, after investigating the reasons behind the result we can say that most likely this outcome represents the general trend for ME-NML. The serial-parallel structure requires additional synchronization circuits that strongly affect its performance, just like for the Galois Multiplier. Notice also that even though the same interconnections are required for the parallel MAC, in that case the MAC body grows with the number of bits just like the interconnections. On the other hand, the drawbacks of the fully serial MAC are the feedback loops, that get longer increasing the parallelism of the incoming data.

8.1 Future work

Beside the mere case studies results, there are some relevant side considerations that lead to possible future goals:
- The circuit design was done entirely manually using a graphic design software. Any small adjustment or modification, even if just for interconnections, requires a considerable amount of time. Therefore it is strongly advised to create an *ad-hoc* automated design tool. Researchers at Politecnico di Torino developed one [40] for the Magnetic clock NML, and already started to work on extending it to MagnetoElastic NML.

- The architectural study begun with the second case study should be carried on to reach a complete knowledge over MagnetoElastic circuits, so that this novel technology can be exploited to its best.

- Since ME-NML is intrinsically pipelined, any parallel input or output requires an additional synchronization circuitry to interface other modules. While this issue greatly affect the performance of 1D array structures (e.g. Galois Multiplier, serial-parallel MAC), it does not have too much of an impact on 2D arrays (parallel MAC). The only way to improve this aspect is to aim toward systems where all the modules share the same in-out protocol for parallel signals. We already devoted efforts in this direction with excellent outcomes because in ME-NML circuits the input or output protocols for parallel signal are the same in most of the cases.

- Every circuit with at least a feedback loop requires the interleaving technique to reach its maximum throughput. It would be interesting to design and study the circuitry required for handling input signals.
APPENDIX

VHDL LISTINGS

This chapter contains the main VHDL listings developed during the thesis work. They are organized in four sections:

- RTL model for Magnetoelastic NML technology;
- Case study I: Galois Field Multiplier;
- Case study II: MAC unit;
- Testbench template for ME-NML circuits.

A.1 ME-NML model

A.1.1 Constants package for ME-NML

Listing A.1. ME-NML constants package: MENML_package

```
package MENML_package is

    -- Parallelism
    constant N_BIT: integer := 4;

    -- Time constants
    constant CLK_PERIOD: time := 10 ns; -- Clock period

    -- MAGNETS, ELECTRODES AND CELLS DIMENSIONS
    All the values are expressed in [nm]

    constant L_MAG: natural := 50; -- Nanomagnets length
    constant H_MAG: natural := 65; -- Nanomagnets height
    constant T_MAG: natural := 10; -- Nanomagnets thickness
    constant L_SEP_MAG: natural := 20; -- Nanomagnets horizontal separation
    constant H_SEP_MAG: natural := 20; -- Nanomagnets vertical separation
    constant N_MAG_CROSS: natural := 3; -- # of magnets for the Crosswire cross

    -- Derived constants
    constant L_ELECTRODE: natural := (L_SEP_MAG+2 + L_MAG)/3; -- Electrode length
    constant L_SEP_CELL: natural := (L_SEP_MAG+2 + L_MAG)/3; -- Cells separation

```

ENERGY EVALUATION CONSTANTS

Primary constants

\[
K_b : \text{real} := 1.38065 \times 10^{-23} \text{ m}^2 \text{kg} \cdot \text{s}^{-2} / \text{K}
\]

This value is 10^24 greater. Expressed in [yocto Joule]

\[
K_b = 1.38065 
\]

\[
23 \text{ m}^2 \text{kg} \cdot \text{s}^2 / \text{K}
\]

\[
T : \text{real} := 300.0 ; \quad \text{Room temperature [K]}
\]

Vacuum permittivity: 8.854e-12 F/m.

Electrodes thickness: 40e-9 m.


Young modulus: 80 GPa.

Piezoelectric coefficient: 150 pm/V.

Derived constants

\[
E_c_{\text{const}} : \text{natural} := \text{natural}((\text{VACUUM\_PERM} \cdot \text{REL\_PERM} \cdot \text{T\_PZT} \cdot (\text{STRESS})^2) / ((\text{YOUNG\_MODULUS} \cdot \text{PZT\_CONST}) \cdot (1.0 \times 10^6)))
\]

# of CELLS

\[
\text{N\_ZONES\_BASE\_ELEMENT} : \text{natural} := 1 ; \quad \text{Useful for counting the total number of cells used}
\]

Max # of cells in a PE: 9*8=72

Orientation

\[
\text{LX} : \text{std\_logic} := '0' ; \quad \text{Left}
\]

\[
\text{RX} : \text{std\_logic} := '1' ; \quad \text{Right}
\]

\[
\text{UP} : \text{std\_logic} := '0' ;
\]

\[
\text{DOWN} : \text{std\_logic} := '1';
\]

\[
\text{LX\_UP} : \text{std\_logic\_vector(1 downto 0)} := "00";
\]

\[
\text{LX\_DOWN} : \text{std\_logic\_vector(1 downto 0)} := "01";
\]

\[
\text{RX\_UP} : \text{std\_logic\_vector(1 downto 0)} := "10";
\]

\[
\text{RX\_DOWN} : \text{std\_logic\_vector(1 downto 0)} := "11";
\]

Phase

\[
\text{A} : \text{std\_logic\_vector(1 downto 0)} := "00";
\]

\[
\text{B} : \text{std\_logic\_vector(1 downto 0)} := "01";
\]

\[
\text{C} : \text{std\_logic\_vector(1 downto 0)} := "10";
\]

\[
\text{D} : \text{std\_logic\_vector(1 downto 0)} := "11";
\]

Dimensions

\[
\text{ZONE\_H} : \text{natural} := 3;
\]

\[
\text{ZONE\_L} : \text{natural} := 3;
\]

Other constants

\[
\text{init\_natural} : \text{natural} := 0 ; \quad \text{Initialization natural port}
\]

end MENML_package;

package body MENML_package is

end MENML_package;

A.1.2 Area and Energy evaluation

Listing A.2. Area and energy evaluation for a single cell: area_and_energy

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.MENML_package.all;
```
A.1.3 Standard Cells

Only the VHDL code for one standard cell has been completely enclosed, the short_wire_horiz.

All the others are very similar, so the common parts have been deleted.

--- CELL ORIENTATIONS ---

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.MENML_package.all;

entity short_wire_horiz is
generic (PHASE: std_logic_vector(1 downto 0));— Clk phase.
ROW: natural; — Relative cell position (row)
COLUMN: natural; — Relative cell position (col)
ORIENTATION:std_logic;
H: natural; — Height (# of magnets)
L: natural; — Width (# of magnets)
port( d: in std_logic; — Inputs
clk: in std_logic; — Depends on the phase
q: out std_logic; — Outputs
n_mag: buffer natural; — # of magnets

end short_wire_horiz;
n_zones: out natural := 1; -- # number of cells
area_eff: out natural; -- Total magnets area
area_tot: out natural; -- Cell area
Er: out natural; -- Switching energy
Ec: out natural); -- Clock network losses
end short_wire_horiz;

architecture behavior of short_wire_horiz is
  -- D FlipFlop (1 bit)
  component reg is
    port(d: in std_logic;
          clk: in std_logic;
          q: out std_logic);
  end component;
  -- Component for evaluating area and energy of a standard cell
  component area_and_energy is
    generic(H: natural; -- Height (# of magnets)
            L: natural); -- Width (# of magnets)
    port(n_mag: in natural; -- # of magnets
         area_eff: out natural; -- Total magnets area
         area_tot: out natural; -- Cell area
         Er: out natural; -- Switching energy
         Ec: out natural); -- Clock network losses
  end component;
  begin
    n_mag <= L; -- Evaluate the number of magnets using H and L.
    -- This cell is modelled as a register.
    Wire: reg port map( d => d,
                        clk => clk,
                        q => q);
    -- Area and energy evaluation for this cell.
    Evaluate_area_energy: area_and_energy generic map(H,L)
      port map(n_mag,area_eff,area_tot,Er,Ec);
  end behavior;


begin
  n_mag <= H; -- Evaluate the number of magnets using H and L.
  -- This cell is modelled as a register.
  Wire: reg port map( d => d,
                      clk => clk,
                      q => q);
  [...]
end behavior;

Listing A.5. Long diagonal wire: long_wire.
 Listing A.6. Angle wire with 2 outputs: wire_2outputs.

--- CELL ORIENTATIONS ---
--- LX RX (o = magnet, x = void, a = and magnet, r = or magnet) ---
--- oxx xoo
--- xoo oxx

begin
  n_mag <= H+L-1; -- Evaluate the number of magnets using H and L.
  Wire: reg port map( d => d,
    clk => clk,
    q => q);
  [...] q1 <= q;
end behavior;

--- CELL ORIENTATIONS ---
--- LX_UP  LX_DOWN RX_UP RX_DOWN ---
--- ooo  oxx  xoo  xoo

begin
  n_mag <= H+L-1; -- Evaluate the number of magnets using H and L.
  q1 <= q;
  q2 <= q;
  Wire: reg port map( d => d,
    clk => clk,
    q => q);
  [...] q1 <= q1;
end behavior;


--- CELL ORIENTATIONS ---
--- ooo (o = magnet, x = void, a = and magnet, r = or magnet) ---
--- xxx
--- ooo

begin
  n_mag <= L*2; -- Evaluate the number of magnets using H and L.
  Wire1: reg port map( d => d1,
    clk => clk,
    q => q1);
  Wire2: reg port map( d => d2,
    clk => clk,
    q => q2);
  [...] q1 <= q1;
end behavior;

```vhdl
--- CELL ORIENTATIONS
---
--- oxo (o = magnet, x = void, a = and magnet, r = or magnet)
--- oxo
--- oxo

begin
  n_mag <= H+2;  -- Evaluate the number of magnets using H and L.
  Wire1: reg port map(d => d1,
    clk => clk,
    q => q1);
  Wire2: reg port map(d => d2,
    clk => clk,
    q => q2);
end behavior;
```


```vhdl
--- CELL ORIENTATIONS
---
--- oxo (o = magnet, x = void, a = and magnet, r = or magnet)
--- xox
--- oxo

begin
  n_mag <= NMAG_CROSS + (H-1)*2 + (L-3)*2;  -- Evaluate the number of magnets using H and L.
  Wire12: reg port map(d => d1,
    clk => clk,
    q => q2);
  Wire21: reg port map(d => d2,
    clk => clk,
    q => q1);
end behavior;
```


```vhdl
--- CELL ORIENTATIONS
---
--- UP DOWN (o = magnet, x = void, a = and magnet, r = or magnet)
--- xxx
--- xxx
--- xxx
--- oooo

begin
  n_mag <= L+1;  -- Evaluate the number of magnets using H and L.
  q.a <= not q;  -- Logic function
  Wire: reg port map( d => d,
    clk => clk,
    q => q);
end behavior;
```
end behavior;


-- CELL ORIENTATIONS
--
-- UP DOWN (o = magnet, x = void, a = and magnet, r = or magnet)
-- oooo ooo
-- xxx xxx
-- ooo oooo

begin
n_mag <= L*2+1; -- Evaluate the number of magnets using H and L.
q1.n <= not q1; -- Logic function

Wire1: reg port map(d => d1,
clk => clk,
q => q1);
Wire2: reg port map(d => d2,
clk => clk,
q => q2);

[...]
end behavior;


-- CELL ORIENTATIONS
--
-- oooo (o = magnet, x = void, a = and magnet, r = or magnet)
-- xxx
-- ooo oooo

begin
n_mag <= L*2+2; -- Evaluate the number of magnets using H and L.
q1.n <= not q1; -- Logic function
q2.n <= not q2; -- Logic function

-- This cell is modelled as 2 registers plus its logic function.
Wire1: reg port map(d => d1,
clk => clk,
q => q1);
Wire2: reg port map(d => d2,
clk => clk,
q => q2);

[...]
end behavior;

Listing A.13. AND on the left with output going up: and_wire lx up.

-- CELL ORIENTATIONS
--
-- oxx oxx (o = magnet, x = void, a = and magnet, r = or magnet)
-- aoo aoo
-- oxx oxx

begin
n_mag <= H + (H−1)/2 + L − 1; -- Evaluate the number of magnets using H and L.
and_res <= d1 and d2; -- Logic function
-- This cell is modelled as a register plus its logic function.
Wire: reg port map( d => and_res,
    clk => clk,
    q => q);
end behavior;

Listing A.14. AND on the left with 2 outputs: and_2outputs_1x.

Listing A.15. OR on the left with output going up: and_wire_1x_up.

Listing A.16. OR on the left with 2 outputs: or_2outputs_1x.
A.2 Galois Multiplier (GFM)

Both the CMOS and the ME-NML versions of the GFM have been described with VHDL and enclosed in this section.

A.2.1 CMOS

For what concerns the CMOS GFM, the listings of the top entity GFM_synch and the basic blocks component Basic_Block are reported below. All the basic blocks are defined within the same entity.

Listing A.17. Top entity of the CMOS GFM (includes synch networks): GFM_synch.

```vhdl
library IEEE;
use IEEE.Std.Logic_1164.all;

entity GFM_synch is
generic (N_BIT : integer := 8);
port (clk, rst, mrbit: in std_logic;
p_synch, b_synch: in std_logic_vector (N_BIT-1 downto 0);
r_synch: out std_logic_vector (N_BIT-1 downto 0));
end GFM_synch;

architecture struct of GFM_synch is
component Basic_Block is
  port (clk, rst : in std_logic;
in_b, in_p, mrbit, in_reg, en_p: in std_logic;
  out_result, out_PE : out std_logic);
end component;
component reg is
  port (clk : in STD_LOGIC;
rst : in STD_LOGIC;
reg_in : in STD_LOGIC;
reg_out : out STD_LOGIC);
end component;
signal mrbit_vect: std_logic_vector(N_BIT downto 0);
signal en_p_vect : std_logic_vector(N_BIT downto 0);
signal parallel_data: std_logic_vector(N_BIT downto 0);
```

```vhdl
or_res <= d1 or d2; -- Logic function
q1 <= q;
q2 <= q;
-- This cell is modelled as a register plus its logic function.
Wire: reg port map( d => or_res,
  clk => clk,
  q => q);
[...]
end behavior;
```
signal p, b, r: std_logic_vector (N_BIT downto 0);

begin
  parallel_data(0) <= '0';
  en_p_vect(N_BIT) <= parallel_data(N_BIT);
  mrbit_vect(N_BIT) <= mrbit;
  mrbit_vect(N_BIT-1) <= mrbit_vect(N_BIT);

Mult_gen: for I in (N_BIT-1) downto 0 generate

begin
  last_Basic_Block: if I=(N_BIT-1) generate
    signal p_synch_prop, b_synch_prop, r_synch_prop: std_logic_vector(N_BIT downto 0);

    begin
      pe: Basic_Block
      port map
      (clk=>clk, rst=>rst,
       in_b => b(I), in_p => p(I), mrbit => mrbit_vect(I),
       in_reg => parallel_data(I), en_p => en_p_vect(I),
       out_result => r(I),
       out_PE => parallel_data(I+1));

      reg2_pipe_enp: reg port map(clk=>clk, rst=>rst, reg_in => en_p_vect(I+1),
         reg_out => en_p_vect(I));
      p(I) <= p_synch_prop(0);
      b(I) <= b_synch_prop(0);
      r_synch_prop(0) <= r(I);
      p_synch_prop(N_BIT-I-1) <= p_synch(I);
      b_synch_prop(N_BIT-I-1) <= b_synch(I);
      r_synch(I) <= r_synch_prop(I);

      res_synch: for j in 1 to I generate
        begin
          reg_synch_r: reg port map(clk=>clk, rst=>rst, reg_in => r_synch_prop(j-1),
            reg_out => r_synch_prop(j));
        end generate;
    end if I=(N_BIT-1)
    center_Basic_Block: if I>0 and I<N_BIT-1 generate
      signal p_synch_prop, b_synch_prop, r_synch_prop: std_logic_vector(N_BIT downto 0);

      begin
        pe: Basic_Block
        port map
        (clk=>clk, rst=>rst,
         in_b => b(I), in_p => p(I), mrbit => mrbit_vect(I),
         in_reg => parallel_data(I), en_p => en_p_vect(I),
         out_result => r(I),
         out_PE => parallel_data(I+1));

        reg1_pipe_mrbit: reg port map(clk=>clk, rst=>rst, reg_in => mrbit_vect(I+1), reg_out =>
          mrbit_vect(I));
        reg2_pipe_enp: reg port map(clk=>clk, rst=>rst, reg_in => en_p_vect(I+1),
          reg_out => en_p_vect(I));
        p(I) <= p_synch_prop(0);
        b(I) <= b_synch_prop(0);
        r_synch_prop(0) <= r(I);
        p_synch_prop(N_BIT-I-1) <= p_synch(I);
        b_synch_prop(N_BIT-I-1) <= b_synch(I);
        r_synch(I) <= r_synch_prop(I);
Listing A.18. Basic blocks of the CMOS GFM: Basic_Block.

```vhdl
library IEEE;
use IEEE.Std_Logic_1164.all;
use IEEE.math_real.all;
use ieee.numeric_std.all;

entity Basic_Block is

    res_synch: for j in 1 to I generate
    begin
        reg_synch_r: reg port map(clk=>clk,rst=>rst, reg_in => r_synch_prop(j-1),
                                 reg_out => r_synch_prop(j));
    end generate;

    sig_synch: for j in 1 to N_BIT-1-I generate
    begin
        reg_synch_p: reg port map(clk=>clk,rst=>rst, reg_in => p_synch_prop(j), reg_out
                                 => p_synch_prop(j-1));
        reg_synch_b: reg port map(clk=>clk,rst=>rst, reg_in => b_synch_prop(j), reg_out
                                 => b_synch_prop(j-1));
    end generate;
end generate; -- End if I = medium

Basic_Block.first: if I=0 generate
    signal p_synch_prop, b_synch_prop, r_synch_prop: std_logic_vector(N_BIT downto 0);
    begin
        pe: Basic_Block
            port map
                (clk=>clk,rst=>rst,
                in_b => b(1),in_p=> p(1),mrbit=> mrbit_vect(1),
                in_reg => parallel_data(1),en_p => en_p_vect(1),
                out_result => r(1),
                out_PE => parallel_data(I+1));
        reg1_pipe_mrbit: reg port map(clk=>clk,rst=>rst, reg_in => mrbit_vect(I+1),
                                       reg_out => mrbit_vect(I));
        reg2_pipe_enp: reg port map(clk=>clk,rst=>rst, reg_in => en_p_vect(I+1), reg_out
                                      => en_p_vect(1));
        p(1) <= p_synch_prop(0);
        b(1) <= b_synch_prop(0);
        r_synch_prop(0) <= r(1);
        p_synch_prop(N_BIT-1-I) <= p_synch(1);
        b_synch_prop(N_BIT-1-I) <= b_synch(1);
        r_synch(1) <= r_synch_prop(1);

    sig_synch: for j in 1 to N_BIT-1-I generate
    begin
        reg_synch_p: reg port map(clk=>clk,rst=>rst, reg_in => p_synch_prop(j), reg_out
                                 => p_synch_prop(j-1));
        reg_synch_b: reg port map(clk=>clk,rst=>rst, reg_in => b_synch_prop(j), reg_out
                                 => b_synch_prop(j-1));
    end generate; -- end if I = 0
end generate; -- end for I
end struct;
```
port ( clk , rst : in std_logic;
    in_b, in_p, mrlbit, in_reg, en_p : in std_logic;
    out_result : out std_logic;
    out_PE: out std_logic); end Basic_Block;

architecture struct of Basic_Block is

component reg is
    port ( clk , rst , reg_in : in STD\(\text{LOGIC};
            reg_out : out STD\(\text{LOGIC}); end component;

component and_and is
    port ( in_0, in_1 : in std_logic;
            out_and : out std_logic); end component;

component xor3in is
    port ( in_prod, in_reg, in_sub: in std_logic;
            out_xor : out std_logic); end component;

signal b_to_in_0 : std_logic;
signal mrlbit_to_in_1 : std_logic;
signal out_and_to_in_prod : std_logic;
signal out_p_to_in_sub: std_logic;
signal out_r : std_logic;
signal out_sub_to_in_xor: std_logic;
signal xor_to_r: std_logic;

begin

B: reg port map ( clk => clk,
            rst => rst,
            reg_in => in_b,
            reg_out => b_to_in_0);

R: reg port map ( clk => clk,
            rst => rst,
            reg_in => out_r,
            reg_out => out_result);

P: reg port map ( clk => clk,
            rst => rst,
            reg_in => in_p,
            reg_out =>out_p_to_in_sub);

PE_NEXT: reg port map ( clk => clk,
            rst => rst,
            reg_in => out_r,
            reg_out => out_PE);

ANDB: and_and port map( in_0 => b_to_in_0,
            in_1 => mrlbit,
            out_and => out_and_to_in_prod);

ANDP: and_and port map ( in_0 => out_p_to_in_sub,
            in_1 => en_p,
            out_and => out_sub_to_in_xor);

XOR1: xor3in port map ( in_prod=> out_and_to_in_prod,
            in_reg=> in_reg,
            in_sub=> out_sub_to_in_xor,
            out_xor=> out_r);

end struct;
A.2.2 Magnetoelastic NML (ME-NML)

Here are reported the listings of the top entity Galois Multiplier and the the basic blocks component Basic_Block. All the basic blocks are defined within the same entity.


```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.MENML_package.all;

entity Galois_Multiplier is
  port(B_in, P, reset : in std_logic_vector(N_BIT-1 downto 0);
  A_in: in std_logic;
  Res: out std_logic_vector(N_BIT-1 downto 0);
  clkA, clkB, clkC, clkD: in std_logic;
  n_mag: out natural := init_natural;
  n_zones: out natural := init_natural;
  AREA_EFF: out natural;
  AREA_TOT: out natural;
  Er: out natural;
  Ec: out natural);
end Galois_Multiplier;

architecture behavior of Galois_Multiplier is
  component Basic_block is
  [ . . ]
end component;

signal A_vect, en_p_vect, results_vect: std_logic_vector(N_BIT downto 0);

— Vectors of natural for magnets and cell count, area and energy evaluation

signal n_mag_vect, n_zones_vect, area_eff_vect, area_tot_vect, Er_vect, Ec_vect: natural_vector (N_BIT downto 1) := (others => init_natural);

begin
  — SUM OF ARRAYS OF NATURAL ELEMENTS ————
  — This process sums up the values of n_mag, n_zones, area_eff, area_tot, Er, Ec of every PE instantiated.
  — Results are given as outputs of this "Galois_Multiplier" component.
  N_mag_sum: process (n_mag_vect, n_zones_vect, area_eff_vect, area_tot_vect, Er_vect, Ec_vect)
  variable n_nat_mag, n_nat_zones, nat_area_eff, nat_area_tot, nat_Er, nat_Ec: natural_vector (n_mag_vect'length-1 downto 0) := (others => init_natural);
  variable sum_n_mag, sum_n_zones, sum_area_eff, sum_area_tot, sum_Er, sum_Ec: natural := init_natural;
  variable sum_tot_n_mag, sum_tot_n_zones, sum_tot_area_eff, sum_tot_area_tot,
  sum_tot_Er, sum_tot_Ec: natural := init_natural;
begin
  n_nat_mag := n_mag_vect;
  n_nat_zones := n_zones_vect;
  nat_area_eff := area_eff_vect;
  nat_area_tot := area_tot_vect;
  nat_Er := Er_vect;
  nat_Ec := Ec_vect;
```

sum_n_mag := 0; sum_n_zones := 0; sum_area_eff := 0; sum_area_tot := 0; sum_Er := 0;
sum_Ec := 0;

for i in 0 to n_mag vect’length -1 loop
    sum_n_mag := sum_n_mag + n_nat_mag(i);
    sum_n_zones := sum_n_zones + n_nat_zones(i);
    sum_area_eff := sum_area_eff + n_area_eff(i);
    sum_area_tot := sum_area_tot + n_area_tot(i);
    sum_Er := sum_Er + n_Er(i);
    sum_Ec := sum_Ec + n_Ec(i);
end loop;

sum_tot_n_mag := sum_n_mag * INTERCONNECT_OVERHEAD;
sum_tot_n_zones := sum_n_zones * INTERCONNECT_OVERHEAD;
sum_tot_area_eff := sum_area_eff * INTERCONNECT_OVERHEAD;
sum_tot_area_tot := sum_area_tot * INTERCONNECT_OVERHEAD;
sum_tot_Er := sum_Er * INTERCONNECT_OVERHEAD;
sum_tot_Ec := sum_Ec * INTERCONNECT_OVERHEAD;

n_mag <= sum_tot_n_mag;
n_zones <= sum_tot_n_zones;
area_eff <= sum_tot_area_eff;
area_tot <= sum_tot_area_tot;
Er <= sum_tot_Er;
Ec <= sum_tot_Ec;
end process;

results_vect(0) <= '0';
end_p_vect(N_BIT) <= results_vect(N_BIT);
A_vect(N_BIT)<=A_in;

— The Multiplier is obtained assembling as many PEs as the N_BIT. There are only 3
different PE,
— beside the first one and the last one all the others are the same.
Mult_gen:
for i in 0 to N_BIT-1 generate
begin
    PE: Basic_block
    generic map(ELEMENT=>i)
    port map(
        A_in => A_vect(i+1),
        b_in=>B_in(i),
        p=>P(i),
        en_p_in => en_p_vect(i+1),
        PE_in => results_vect(i),
        A_out => A_vect(i),
        en_p_out => en_p_vect(i),
        res => Res(i),
        PE_out => results_vect(i+1),
        reset=> reset(i),reset2=>reset2 ,
        clk=>clk , clkA=>clkA, clkB=>clkB, clkC=>clkC,
        clkD=>clkD,
        n_mag=>n_mag_vect(i+1),
        n_zones=>n_zones_vect(i+1),
        AREA_EFF=>area_eff_vect(i+1),
        AREA_TOT=>area_tot_vect(i+1),
        Er=>Er_vect(i+1),
        Ec=>Ec_vect(i+1)
    );
end generate;
end behavior;


```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.MENML_package.all;

entity Basic_block is
generic(ELEMENT: integer):=Identifies one among N_BIT processing elements
port(
  A_in , b_in , p , en_p_in , PE_in : in std_logic;
  A_out , en_p_out , res , PE_out : out std_logic;
  reset , reset2 , clkA , clkB , clkC , clkD : in std_logic;
  n_mag : out natural := init_natural;
  n_zones : out natural := init_natural;
  AREA_EFF : out natural;
  AREA_TOT : out natural;
  Er : out natural;
  Ec : out natural);
end Basic_block;

architecture behavior of Basic_block is

architecture behavior of Basic_block is

end behavior;
```

```
architecture behavior of Basic_block is

architecture behavior of Basic_block is

end behavior;
```

```
architecture behavior of Basic_block is

architecture behavior of Basic_block is

end behavior;
```
variable n_nat_mag, n_nat_zones, nat_area_eff, nat_area_tot, nat_Er, nat_Ec;

natural_vector (n_mag vect'length-1 downto 0) := (others => init_natural);

variable sum_n_mag, sum_n_zones, sum_area_eff, sum_area_tot, sum_Er, sum_Ec: natural := init_natural;

variable sum_tot_n_mag, sum_tot_n_zones, sum_tot_area_eff, sum_tot_area_tot, sum_tot_Er, sum_tot_Ec: natural := init_natural;

begin

  n_nat_mag := n_mag vect;
  n_nat_zones := n_zones_vect;
  nat_area_eff := area_eff_vect;
  nat_area_tot := area_tot_vect;
  nat_Er := Er_vect;
  nat_Ec := Ec_vect;

  sum_n_mag := 0; sum_n_zones := 0; sum_area_eff := 0; sum_area_tot := 0; sum_Er := 0; sum_Ec := 0;

  for i in 0 to n_mag vect'length -1 loop
    sum_n_mag := sum_n_mag + n_nat_mag(i);
    sum_n_zones := sum_n_zones + n_nat_zones(i);
    sum_area_eff := sum_area_eff + nat_area_eff(i);
    sum_area_tot := sum_area_tot + nat_area_tot(i);
    sum_Er := sum_Er + nat_Er(i);
    sum_Ec := sum_Ec + nat_Ec(i);
  end loop;

  sum_tot_n_mag := sum_n_mag * INTERCONNECT_OVERHEAD;
  sum_tot_n_zones := sum_n_zones * INTERCONNECT_OVERHEAD;
  sum_tot_area_eff := sum_area_eff * INTERCONNECT_OVERHEAD;
  sum_tot_area_tot := sum_area_tot * INTERCONNECT_OVERHEAD;
  sum_tot_Er := sum_Er * INTERCONNECT_OVERHEAD;
  sum_tot_Ec := sum_Ec * INTERCONNECT_OVERHEAD;

  n_mag <= sum_tot_n_mag;
  n_zones <= sum_tot_n_zones;
  area_eff <= sum_tot_area_eff;
  area_tot <= sum_tot_area_tot;
  Er <= sum_tot_Er;
  Ec <= sum_tot_Ec;

end process;

— STANDARD CELLS INSTANTIATIONS

— Labels have the following form: (letter)(number).(number)
— The letter is the clock phase, first number the relative row within the PE,
— second number the relative column within the PE.
— In order to assign signals +d or +2d to a cell follow this sequence:
—— up_left, up_right, down_left, down_right

C1_3: short_wire_horiz generic map(C,1,3) DOWN_ZONE_H,ZONE_L)
  port map(C1_3d, clkC, D2,3d, n_mag vect(3), n_zones vect(3), area_eff vect(3),
          area_tot vect(3), Er vect(3), Ec vect(3));

B2_3: double_wire_horiz generic map(D,2,3,ZONE_H,ZONE_L)
  port map(B2_3d, B2_3dclk, C1_3d, C3_4d, n_mag vect(11), n_zones vect(11),
          area_eff vect(11), area_tot vect(11), Er vect(11), Ec vect(11));

C2_2: long_wire generic map(C,3,2)zx, ZONE_H,ZONE_L)
  port map(C3_2d, clkC, D4_2d, n_mag vect(18), n_zones vect(18), area_eff vect(18),
          area_tot vect(18), Er vect(18), Ec vect(18));

A3_3: and_2outputs longitudinal generic map(A,3,3,ZONE_H,ZONE_L)
  port map(A3_3d, A3_3dclk, B2_3d, B4_3d, n_mag vect(19), n_zones vect(19),
          area_eff vect(19), area_tot vect(19), Er vect(19), Ec vect(19));

C3_4: long_wire generic map(C,3,4)zx, ZONE_H,ZONE_L)
map map map map map map map map

L) vect (69) ) ; zones vect (28) , generic vect (53) , zones vect (37) , vect (8) , generic zones zones vect (36) , zones zones vect (46) , L) vect (7) , port zones 6 : short generic map(B, 4, 5, DOWN,ZONEH, ZONEL)

port map(B4,5d, clkB, C5,6d, n_mag_vect(29) , n_zones_vect(29) , area_eff_vect(29) , area_tot_vect(29) , Er_vect(29) , Ec_vect(29));

C5,4 : crosswire generic map(C, 5, 4, ZONEH, ZONEL)

port map(C5,4d, C5,4d, clkC, D4,4d, D4,4d, n_mag_vect(28) , n_zones_vect(28) , area_eff_vect(28) , area_tot_vect(28) , Er_vect(28) , Ec_vect(28));

B4,5 : short_wire_horiz generic map(B, 4, 5, DOWN,ZONEH, ZONEL)

port map(B4,5d, clkB, C5,6d, n_mag_vect(29) , n_zones_vect(29) , area_eff_vect(29) , area_tot_vect(29) , Er_vect(29) , Ec_vect(29));

A5,5 : and_2outputs^**x** generic map(A, 5, 5, ZONEH, ZONEL)

port map(A5,5d, A5,5d, clkA, B4,5d, B6,5d, n_mag_vect(28) , n_zones_vect(28) , area_eff_vect(28) , area_tot_vect(28) , Er_vect(28) , Ec_vect(28));

C5,6 : crosswire generic map(C, 5, 6, ZONEH, ZONEL)

port map(C5,6d, C5,6d, clkC, D6,6d, D6,6d, n_mag_vect(28) , n_zones_vect(28) , area_eff_vect(28) , area_tot_vect(28) , Er_vect(28) , Ec_vect(28));

D6,4 : inv_with_wire_horiz generic map(D, 6, 4, UP,ZONEH, ZONEL)

port map(D6,4d, D6,4d, clkD, A5,6d, A5,7d, A5,7d, A5,8d, n_mag_vect(44) , n_zones_vect(44) , area_eff_vect(44) , area_tot_vect(44) , Er_vect(44) , Ec_vect(44));

B6,5 : and_wire^**x** generic map(B, 6, 5, UP,ZONEH, ZONEL)

port map(B6,5d, B6,5d, clkB, C5,6d, C5,6d, n_mag_vect(28) , n_zones_vect(28) , area_eff_vect(28) , area_tot_vect(28) , Er_vect(28) , Ec_vect(28));

D6,6 : or_wire^**x** generic map(D, 6, 6, UP,ZONEH, ZONEL)

port map(D6,6d, D6,6d, clkD, A5,7d, A5,7d, A5,8d, A5,8d, n_mag_vect(46) , n_zones_vect(46) , area_eff_vect(46) , area_tot_vect(46) , Er_vect(46) , Ec_vect(46));

C7,4 : long_wire generic map(C, 7, 4, RX,ZONEH, ZONEL)

port map(C7,4d, clkC, D6,6d, D6,6d, n_mag_vect(52) , n_zones_vect(52) , area_eff_vect(52) , area_tot_vect(52) , Er_vect(52) , Ec_vect(52));

A7,5 : and_2outputs^**x** generic map(A, 7, 5, ZONEH, ZONEL)

port map(A7,5d, A7,5d, clkA, B6,5d, B6,5d, B6,5d, n_mag_vect(53) , n_zones_vect(53) , area_eff_vect(53) , area_tot_vect(53) , Er_vect(53) , Ec_vect(53));

C7,6 : long_wire generic map(C, 7, 6, RX,ZONEH, ZONEL)

port map(C7,6d, clkC, D6,6d, D6,6d, n_mag_vect(54) , n_zones_vect(54) , area_eff_vect(54) , area_tot_vect(54) , Er_vect(54) , Ec_vect(54));

B8,5 : double_wire_horiz generic map(B, 8, 5, ZONEH, ZONEL)

port map(B8,5d, B8,5d, clkB, C7,6d, C7,6d, C7,6d, C7,6d, n_mag_vect(61) , n_zones_vect(61) , area_eff_vect(61) , area_tot_vect(61) , Er_vect(61) , Ec_vect(61));

C9,5 : short_wire^**x** generic map(C, 9, 5, UP,ZONEH, ZONEL)

port map(C9,5d, clkC, D8,4d, D8,4d, n_mag_vect(69) , n_zones_vect(69) , area_eff_vect(69) , area_tot_vect(69) , Er_vect(69) , Ec_vect(69));

Last : if (ELEMENT = N_BIT–1) generate

begin

A1,4 : long_wire generic map(A, 1, 4, RX,ZONEH, ZONEL)

port map(A1,4d, clkA, B2,3d, n_mag_vect(4) , n_zones_vect(4) , area_eff_vect(4) , area_tot_vect(4) , Er_vect(4) , Ec_vect(4));

C1,5 : short_wire_horiz generic map(C, 1, 5, DOWN,ZONEH, ZONEL)

port map(C1,5d, clkC, D2,4d, n_mag_vect(5) , n_zones_vect(5) , area_eff_vect(5) , area_tot_vect(5) , Er_vect(5) , Ec_vect(5));

A1,6 : short_wire_horiz generic map(A, 1, 6, DOWN,ZONEH, ZONEL)

port map(A1,6d, clkA, B2,3d, n_mag_vect(6) , n_zones_vect(6) , area_eff_vect(6) , area_tot_vect(6) , Er_vect(6) , Ec_vect(6));

C1,7 : short_wire_horiz generic map(C, 1, 7, DOWN,ZONEH, ZONEL)

port map(C1,7d, clkC, D2,6d, n_mag_vect(7) , n_zones_vect(7) , area_eff_vect(7) , area_tot_vect(7) , Er_vect(7) , Ec_vect(7));

A1,8 : wire_2outputs generic map(A, 1, 8, RX,DOWN,ZONEH, ZONEL)

port map(A1,8d, clkA, res, B2,7d, n_mag_vect(8) , n_zones_vect(8) , area_eff_vect(8) , area_tot_vect(8) , Er_vect(8) , Ec_vect(8));
port map(A5_5d, A5_3d2, clkA, B4_3d2, B6_3d, n_mag_vect(35), n_zones_vect(35),
area_eff_vect(35), area_tot_vect(35), Er_vect(35), Ec_vect(35));
D6_2: long_wire generic map(D, 6, 2, RX, ZONE_H, ZONE_L);
port map(D6_2d, clkD, A5_3d2, n_mag_vect(42), n_zones_vect(42), area_eff_vect(42),
area_tot_vect(42), Er_vect(42), Ec_vect(42));
B6_3: short_wire_horiz generic map(B, 6, 3, UP, ZONE_H, ZONE_L);
port map(B6_3d, clkB, C5_4d2, n_mag_vect(43), n_zones_vect(43), area_eff_vect(43),
area_tot_vect(43), Er_vect(43), Ec_vect(43));
C7_2: long_wire generic map(D, 7, 2, RX, ZONE_H, ZONE_L);
port map(C7_2d, clkC, D6_2d, n_mag_vect(50), n_zones_vect(50), area_eff_vect(50),
area_tot_vect(50), Er_vect(50), Ec_vect(50));
C7_3: short_wire_horiz generic map(C, 7, 3, DOWN, ZONE_H, ZONE_L);
port map(C7_3d, clkC, D8_2d, n_mag_vect(51), n_zones_vect(51), area_eff_vect(51),
area_tot_vect(51), Er_vect(51), Ec_vect(51));
B8_1: crosswire generic map(B, 8, 1, ZONE_H, ZONE_L);
port map(B8_1d, B8_1d2, clkB, en_B_out, C7_2d, n_mag_vect(57), n_zones_vect(57),
area_eff_vect(57), area_tot_vect(57), Er_vect(57), Ec_vect(57));
D8_2: long_wire generic map(D, 8, 2, RX, ZONE_H, ZONE_L);
port map(D8_2d, clkD, A9_2d, n_mag_vect(58), n_zones_vect(58), area_eff_vect(58),
area_tot_vect(58), Er_vect(58), Ec_vect(58));
B8_3: crosswire generic map(B, 8, 3, ZONE_H, ZONE_L);
port map(B8_3d, B8_3d2, clkB, C7_3d, C7_4d, n_mag_vect(59), n_zones_vect(59),
area_eff_vect(59), area_tot_vect(59), Er_vect(59), Ec_vect(59));
D8_4: wire_2outputs generic map(D, 8, 4, RX_DOWN, ZONE_H, ZONE_L);
port map(D8_4d, clkD, A7_5d2, A9_4d, n_mag_vect(60), n_zones_vect(60), area_eff_vect(60),
area_tot_vect(60), Er_vect(60), Ec_vect(60));
A9_1: short_wire_vert generic map(A, 9, 1, RX, ZONE_H, ZONE_L);
port map(A9_1d, clkA, B8_1d2, n_mag_vect(66), n_zones_vect(66), area_eff_vect(66),
area_tot_vect(66), Er_vect(66), Ec_vect(66));
A9_3: short_wire_vert generic map(A, 9, 3, RX, ZONE_H, ZONE_L);
port map(p, clkA, B8_3d, n_mag_vect(67), n_zones_vect(67), area_eff_vect(67),
area_tot_vect(67), Er_vect(67), Ec_vect(67));
A9_4: short_wire_horiz generic map(A, 9, 4, UP, ZONE_H, ZONE_L);
port map(A9_4d, clkA, B8_3d2, n_mag_vect(68), n_zones_vect(68), area_eff_vect(68),
area_tot_vect(68), Er_vect(68), Ec_vect(68));
end generate;

Center: if (ELEMENT < N_BIT-1 and ELEMENT > 0) generate begin
A1_1: short_wire_vert generic map(A, 1, 1, RX, ZONE_H, ZONE_L);
port map(b_in, clkA, B2_1d, n_mag_vect(1), n_zones_vect(1), area_eff_vect(1),
area_tot_vect(1), Er_vect(1), Ec_vect(1));
A1_2: short_wire_horiz generic map(A, 1, 2, DOWN, ZONE_H, ZONE_L);
port map(A1_2d, clkA, B2_1d2, n_mag_vect(2), n_zones_vect(2), area_eff_vect(2),
area_tot_vect(2), Er_vect(2), Ec_vect(2));
A1_4: short_wire_horiz generic map(A, 1, 4, DOWN, ZONE_H, ZONE_L);
port map(A1_4d, clkA, B2_3d, n_mag_vect(4), n_zones_vect(4), area_eff_vect(4),
area_tot_vect(4), Er_vect(4), Ec_vect(4));
A1_6: short_wire_vert generic map(A, 1, 6, RX, ZONE_H, ZONE_L);
port map(A1_6d, clkA, res_n_mag_vect(6), n_zones_vect(6), area_eff_vect(6),
area_tot_vect(6), Er_vect(6), Ec_vect(6));
B2_1: crosswire generic map(B, 2, 1, ZONE_H, ZONE_L);
port map(B2_1d, B2_1d2, clkB, A_out, C3_2d, n_mag_vect(9), n_zones_vect(9),
area_eff_vect(9), area_tot_vect(9), Er_vect(9), Ec_vect(9));
D2_2: wire_2outputs generic map(D, 2, 2, RX_UP, ZONE_H, ZONE_L)
\begin{verbatim}
port map (D2_2d, clkD, A1_2d, A3_3d, n_mag_vect(10), n_zones_vect(10), area_eff_vect(10), area_tot_vect(10), Er_vect(10), Ec_vect(10));
D2_4: long_wire generic map(D, 2, 4, LX, ZONE_H, ZONE_L);
port map (D2_4d, clkD, A1_4d, n_mag_vect(12), n_zones_vect(12), area_eff_vect(12), area_tot_vect(12), Er_vect(12), Ec_vect(12));
B2_5: short_wire_horiz generic map(B, 2, 5, DOWN, ZONE_H, ZONE_L);
port map (B2_5d, clkB, C3_5d, n_mag_vect(13), n_zones_vect(13), area_eff_vect(13), area_tot_vect(13), Er_vect(13), Ec_vect(13));
D2_6: long_wire generic map(D, 2, 6, LX, ZONE_H, ZONE_L);
port map (D2_6d, clkD, A1_6d, n_mag_vect(14), n_zones_vect(14), area_eff_vect(14), area_tot_vect(14), Er_vect(14), Ec_vect(14));
C3_5: short_wire_horiz generic map(C, 3, 5, UP, ZONE_H, ZONE_L);
port map (C3_5d, clkC, D2_4d, n_mag_vect(21), n_zones_vect(21), area_eff_vect(21), area_tot_vect(21), Er_vect(21), Ec_vect(21));
A3_6: long_wire generic map(A, 3, 6, LX, ZONE_H, ZONE_L);
port map (A3_6d, clkA, B2_5d, n_mag_vect(22), n_zones_vect(22), area_eff_vect(22), area_tot_vect(22), Er_vect(22), Ec_vect(22));
C3_7: crosswire generic map(C, 3, 7, ZONE_H, ZONE_L);
port map (A_in, C3_7d2, clkC, D2_6d, n_mag_vect(23), n_zones_vect(23), area_eff_vect(23), area_tot_vect(23), Er_vect(23), Ec_vect(23));
D3_4: double_wire_horiz generic map(D, 3, 4, ZONE_H, ZONE_L);
port map (D3_4d, D4_2d, clkD, A5_7d, A3_6d, n_mag_vect(26), n_zones_vect(26), area_eff_vect(26), area_tot_vect(26), Er_vect(26), Ec_vect(26));
B4_3: and_wire lx generic map(B, 4, 3, DOWN, ZONE_H, ZONE_L);
port map (B4_3d, B4_3d2, clkB, C5_4d, n_mag_vect(27), n_zones_vect(27), area_eff_vect(27), area_tot_vect(27), Er_vect(27), Ec_vect(27));
D4_6: inv_with_wire_horiz generic map(D, 4, 6, DOWN, ZONE_H, ZONE_L);
port map (D4_6d, D4_6d2, clkD, A5_7d, A3_6d, n_mag_vect(30), n_zones_vect(30), area_eff_vect(30), area_tot_vect(30), Er_vect(30), Ec_vect(30));
B4_7: wire_outputs generic map(B, 4, 7, LX, DOWN, ZONE_H, ZONE_L);
port map (B4_7d, clkB, C3_7d2, PE_out, n_mag_vect(31), n_zones_vect(31), area_eff_vect(31), area_tot_vect(31), Er_vect(31), Ec_vect(31));
C5_2: short_wire_horiz generic map(C, 5, 2, UP, ZONE_H, ZONE_L);
port map (PE_in, clkC, D4_2d, n_mag_vect(34), n_zones_vect(34), area_eff_vect(34), area_tot_vect(34), Er_vect(34), Ec_vect(34));
A5_3: and_outputs lx generic map(A, 5, 3, ZONE_H, ZONE_L);
port map (A5_3d, A5_3d2, clkA, B4_3d, B6_5d, n_mag_vect(35), n_zones_vect(35), area_eff_vect(35), area_tot_vect(35), Er_vect(35), Ec_vect(35));
A5_7: and_wire lx generic map(A, 5, 7, UP, ZONE_H, ZONE_L);
port map (A5_7d, A5_7d2, clkA, B4_7d, n_mag_vect(39), n_zones_vect(39), area_eff_vect(39), area_tot_vect(39), Er_vect(39), Ec_vect(39));
D6_2: long_wire generic map(D, 6, 2, RX, ZONE_H, ZONE_L);
port map (D6_2d, clkD, A5_3d2, n_mag_vect(42), n_zones_vect(42), area_eff_vect(42), area_tot_vect(42), Er_vect(42), Ec_vect(42));
B6_3: short_wire_horiz generic map(B, 6, 3, UP, ZONE_H, ZONE_L);
port map (B6_3d, clkB, C5_4d2, n_mag_vect(43), n_zones_vect(43), area_eff_vect(43), area_tot_vect(43), Er_vect(43), Ec_vect(43));
C7_2: long_wire generic map(D, 7, 2, RX, ZONE_H, ZONE_L);
port map (C7_2d, clkC, D6_2d, n_mag_vect(50), n_zones_vect(50), area_eff_vect(50), area_tot_vect(50), Er_vect(50), Ec_vect(50));
C7_3: short_wire_horiz generic map(C, 7, 3, DOWN, ZONE_H, ZONE_L);
port map (C7_3d, clkC, D8_2d, n_mag_vect(51), n_zones_vect(51), area_eff_vect(51), area_tot_vect(51), Er_vect(51), Ec_vect(51));
C7_7: short_wire_horiz generic map(C, 7, 7, DOWN, ZONE_H, ZONE_L);
port map (en_p_in, clkC, D8_6d, n_mag_vect(55), n_zones_vect(55), area_eff_vect(55), area_tot_vect(55), Er_vect(55), Ec_vect(55));
B8_1: crosswire generic map(B, 8, 1, ZONE_H, ZONE_L);
port map (B8_1d, B8_1d2, clkB, en_p_out, C7_2d, n_mag_vect(57), n_zones_vect(57), area_eff_vect(57), area_tot_vect(57), Er_vect(57), Ec_vect(57));
\end{verbatim}
D8_2: long_wire generic map(D, 8, 2, RX, ZONE_H, ZONE_L)
    port map(D8_2d, clkD, A9_2d, n_mag_vect(58), n_zones_vect(58), area_eff_vect(58),
              area_tot_vect(58), Er_vect(58), Ec_vect(58));
B8_3: crosswire generic map(B, 8, 3, ZONE_H, ZONE_L)
    port map(B8_3d, B8_3d2, clkB, C7_3d, C7_4d, n_mag_vect(59), n_zones_vect(59),
              area_eff_vect(59), area_tot_vect(59), Er_vect(59), Ec_vect(59));
D8_4: wire_outputs generic map(D, 8, 4, RXJOWN, ZONE_H, ZONE_L)
    port map(D8_4d, clkD, A7_5d2, A9_4d, n_mag_vect(60), n_zones_vect(60), area_eff_vect(60),
              area_tot_vect(60), Er_vect(60), EcVect(60));
A9_2: short_wire_horiz generic map(A, 9, 2, UP, ZONE_H, ZONE_L)
    port map(A9_2d, clkA, B8_1d, n_mag_vect(65), n_zones_vect(65), area_eff_vect(65),
              area_tot_vect(65), Er_vect(65), Ecvect(65));
A9_3: short_wire_vertical generic map(A, 9, 3, RX, ZONE_H, ZONE_L)
    port map(p, clkA, B8_3d, n_mag_vect(67), n_zones_vect(67), area_eff_vect(67),
              area_tot_vect(67), Er_vect(67), EcVect(67));
A9_4: short_wire_horiz generic map(A, 9, 4, UP, ZONE_H, ZONE_L)
    port map(A9_4d, clkA, B8_3d2, n_mag_vect(68), n_zones_vect(68), area_eff_vect(68),
              area_tot_vect(68), Er_vect(68), Ecvect(68));
D8_8: long_wire generic map(D, 8, 6, RX, ZONE_H, ZONE_L)
    port map(D8_6d, clkD, A9_6d, n_mag_vect(62), n_zones_vect(62), area_eff_vect(62),
              area_tot_vect(62), Er_vect(62), Ecvect(62));
A9_5: short_wire_horizontal generic map(A, 9, 5, RX, ZONE_H, ZONE_L)
    port map(A9_5d, clkA, B8_5d2, n_mag_vect(70), n_zones_vect(70), area_eff_vect(70),
              area_tot_vect(70), Er_vect(70), Ecvect(70));
end generate;
First: if (ELEMENT = 0) generate
begin
A1_2: short_wire_vertical generic map(A, 1, 2, LX, ZONE_H, ZONE_L)
    port map(b_in, clkA, B2_1d, n_mag_vect(2), n_zones_vect(2), area_eff_vect(2),
              area_tot_vect(2), Er_vect(2), Ec_vect(2));
B2_1: short_wire_vertical generic map(B, 2, 1, RX, ZONE_H, ZONE_L)
    port map(B2_1d, clkB, C3_2d, n_mag_vect(9), n_zones_vect(9), area_eff_vect(9),
              area_tot_vect(9), Er_vect(9), Ec_vect(9));
D2_2: short_wire_vertical generic map(D, 2, 2, RX, ZONE_H, ZONE_L)
    port map(D2_2d2, clkD, A3_3d, n_mag_vect(10), n_zones_vect(10), area_eff_vect(10),
              area_tot_vect(10), Er_vect(10), Ec_vect(10));
D4_2: short_wire_horizontal generic map(D, 4, 2, UP, ZONE_H, ZONE_L)
    port map(D4_2d, clkD, A3_3d2, n_mag_vect(26), n_zones_vect(26), area_eff_vect(26),
              area_tot_vect(26), Er_vect(26), Ec_vect(26));
B4_3: and_wire_LX generic map(B, 4, 3, DOWN, ZONE_H, ZONE_L)
    port map(B4_3d, zero_in, clkB, C5_4d2, n_mag_vect(27), n_zones_vect(27), area_eff_vect(27),
              area_tot_vect(27), Er_vect(27), Ec_vect(27));
B6_3: short_wire_horizontal generic map(B, 6, 3, UP, ZONE_H, ZONE_L)
    port map(zero_in, clkB, C5_4d2, n_mag_vect(43), n_zones_vect(43), area_eff_vect(43),
              area_tot_vect(43), Er_vect(43), Ec_vect(43));
B8_3: short_wire_vertical generic map(B, 8, 3, RX, ZONE_H, ZONE_L)
    port map(B8_3d, clkB, C7_4d, n_mag_vect(59), n_zones_vect(59), area_eff_vect(59),
              area_tot_vect(59), Er_vect(59), Ec_vect(59));
D8_4: short_wire_vertical generic map(D, 8, 4, RX, ZONE_H, ZONE_L)
    port map(D8_4d, clkD, A7_5d2, n_mag_vect(60), n_zones_vect(60), area_eff_vect(60),
              area_tot_vect(60), Er_vect(60), Ec_vect(60));
A9_4: short_wire_vertical generic map(A, 9, 4, LX, ZONE_H, ZONE_L)
    port map(p, clkA, B8_3d, n_mag_vect(68), n_zones_vect(68), area_eff_vect(68),
              area_tot_vect(68), Er_vect(68), Ec_vect(68));
A.3 Multiply Accumulate unit (MAC)

This section reports the listings for the three implementations of the MAC unit. The basic blocks of the parallel and serial-parallel MAC are not included. The listings of the ME-NML
Galois Multiplier already give a clear example of how to describe a basic block starting from the drawing.

A.3.1 Parallel MAC

Here are only the top entity MAC \(N\)-bit, and its two main components: the Multiplier and the Adder/Accumulator ACC. The interconnection components are not shown.

Listing A.21. Top entity of the Parallel MAC: MAC \(N\)-bit.
variable n_nat_mag, n_nat_zones, n_area_eff, n_area_tot, n_Er, n_Ec:
natural_vector (n_mag_vect’length – 1 downto 0) := (others => init_natural);
variable sum_n_mag, sum_n_zones, sum_area_eff, sum_area_tot, sum_Er, sum_Ec: natural := init_natural;
variable sum_tot_n_mag, sum_tot_n_zones, sum_tot_area_eff, sum_tot_area_tot,
sum_tot_Er, sum_tot_Ec: natural := init_natural;

begin
n_nat_mag := n_mag vect;
n_nat_zones := n_zones vect;
nat_area_eff := area_eff vect;
nat_area_tot := area_tot vect;
nat_Er := Er vect;
nat_Ec := Ec vect;

sum_n_mag := 0; sum_n_zones := 0; sum_area_eff := 0; sum_area_tot := 0; sum_Er := 0;
sum_Ec := 0;
for i in 0 to n_mag vect’length – 1 loop
  sum_n_mag := sum_n_mag + n_nat_mag (i);
  sum_n_zones := sum_n_zones + n_nat_zones (i);
  sum_area_eff := sum_area_eff + nat_area_eff (i);
  sum_area_tot := sum_area_tot + nat_area_tot (i);
  sum_Er := sum_Er + nat_Er (i);
  sum_Ec := sum_Ec + nat_Ec (i);
end loop;

sum_tot_n_mag := sum_n_mag * INTERCONNECT_OVERHEAD;
sum_tot_n_zones := sum_n_zones * INTERCONNECT_OVERHEAD;
sum_tot_area_eff := sum_area_eff * INTERCONNECT_OVERHEAD;
sum_tot_area_tot := sum_area_tot * INTERCONNECT_OVERHEAD;
sum_tot_Er := sum_Er * INTERCONNECT_OVERHEAD;
sum_tot_Ec := sum_Ec * INTERCONNECT_OVERHEAD;

n_mag <= sum_tot_n_mag;
n_zones <= sum_tot_n_zones;
area_eff <= sum_tot_area_eff;
area_tot <= sum_tot_area_tot;
Er <= sum_tot_Er;
Ec <= sum_tot_Ec;
end process;

B_input : B_connection
port map(
  B, result_from_ACC, in_B_conn_from_ACC,
  B_for_FA_ACC, result_from_Bconn, in_ACC_from_B_conn,
  clk, clkA, clkB, clkC, clkD,
  n_mag_vect (1), n_zones_vect (1), area_eff_vect (1), area_tot_vect (1), Er_vect (1),
  Ec_vect (1));

Accumulator: ACC
port map(
  Za_vect, Zh_vect, Z_last, B_for_FA_ACC, C_temp_in, reset, reset_lat, temp_from_Mul_to_ACC,
in_ACC_from_B_conn,
temp_from_ACC_to_Mul, in_B_conn_from_ACC, B_for_mul, result_from_ACC, MACCo, C_temp_out,
reset_from_ACC,
  clk, clkA, clkB, clkC, clkD,
  n_mag_vect (2), n_zones_vect (2), area_eff_vect (2), area_tot_vect (2), Er_vect (2),
  Ec_vect (2));

Multiplier
port map(
  A_from_Aconn, B_for_mul, temp_from_ACC_to_Mul, C_temp_out, reset_from_ACC,

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.MENML.package.all;

entity Multiplier is
port(A_mul_in, B_mul_in: in std_logic_vector (N_bit-1 downto 0); — input data vector
  C0_in, res_acc in std_logic;
  C1_out, Z-lat_up: out std_logic;
  Z_a, Z_b: out std_logic_vector (2*N_bit-2 downto 0);
  temp_ACC_out: out std_logic_vector (N_bit-3 downto 0);
  res_lat: out std_logic_vector (N_bit-1 downto 0);
  clkA, clkB, clkC, clkD: in std_logic;
  n_mag: out natural := init_natural;
  n_zones: out natural := init_natural;
  AREA_EFF: out natural;
  AREA_TOT: out natural;
  Er: out natural;
  Ec: out natural);
end Multiplier;

architecture behavior of Multiplier is
[...] — Components definition

— Vectors of natural for magnets and cell count, area and energy evaluation

  type natural_vector is array (natural range <>) of natural;

  type natural_vector is array (natural range <>) of natural;

  signal n_mag, n_zones, area_eff, area_tot, Er, Ec, vec:
    natural_vector ((N_bit-1)*N_bit downto 1) := (others => init_natural);

  signal temp_up, temp_down, S_prev: std_logic_vector (N_bit+2 downto 0);

  signal Co_last: std_logic_vector (N_bit downto 0);

  signal temp20, tempSangle, CND: std_logic;

  signal res_vect: std_logic_vector (N_bit-2 downto 0);

begin
  — SUM OF ARRAYS OF NATURAL ELEMENTS ——

  — This process sums up the values of n_mag, n_zones, area_eff, area_tot, Er, Ec of every
  PE instantiated.
Results:

zones := 0; sum Nmag + nzone, Ec := 0; first Er; first mag the Er (i); sum right elements loop mag := nmag; according 2) rows zones; is the given zones is for is Er := Er tot variable; zones := sum nzone used as in the n Ec other tot area are number (1 outputs n of zones, n at tot, sum in 0 tot the used left used n signal rows signals eff, sum nat n zones := n tot Ec (k=0) := (the matrix this. sum vector; generate Ec: tot + nat Er, sum tot := sum lowest, vect; tot the n rows vect, area area Ec := sum zones to tot mag := sum Ec := sum The area 0 zones := sum process order vect, area area Ec := Ec Er:= 0; vect ' length up the the area Ec := Ec areas, sum 0) := (the position PE to mag, sum tot mag, sum nat Ec: natural := init natural; 0; sum nat Ec := init natural; begin n nat mag := n mag vect; n nat zones := n zones vect; nat area eff := area eff vect; nat area tot := area tot vect; nat Er := Er vect; nat Ec := Ec vect; sum n mag := 0; sum n zones := 0; sum area eff := 0; sum area tot := 0; sum Er := 0; sum Ec := 0; for i in 0 to n mag vect ' length -1 loop sum n mag := sum n mag + n nat mag(i); sum n zones := sum n zones + n nat zones(i); sum area eff := sum area eff + nat area eff(i); sum area tot := sum area tot + nat area tot(i); sum Er := sum Er + nat Er(i); sum Ec := sum Ec + nat Ec(i); end loop; sum tot n mag := sum n mag * INTERCONNECT_OVERHEAD; sum tot n zones := sum n zones * INTERCONNECT_OVERHEAD; sum tot area eff := sum area eff * INTERCONNECT_OVERHEAD; sum tot area tot := sum area tot * INTERCONNECT_OVERHEAD; sum tot Er := sum Er * INTERCONNECT_OVERHEAD; sum tot Ec := sum Ec * INTERCONNECT_OVERHEAD; n mag <= sum tot n mag; n zones <= sum tot n zones; area eff <= sum tot area eff; area tot <= sum tot area tot; Er <= sum tot Er; Ec <= sum tot Ec; end process;

--- Results are given as outputs of this "Galois_Multiplier" component.

--- The structure of this macro-block is like a matrix. In order to describe
--- the position of PE, signals and energy signal, vectors are used and the
--- indices are computed in according with the following rules:
--- 1) the first row is the lowest one (in according to the drawing), index
--- 'k' identifies the row starting from 0;
--- 2) moving from the left to the right in the first row (the used index is
--- 'i'), the position starts from 0 (1 for the energy) up to the last
--- element of the row;
--- 3) for the other rows the same procedure is used, but the offset,
--- corresponding to the number of elements of the previous rows, is added.
--- Za(0)<=tempZ0;
--- Zb(0)<=tempZb0;
--- Za(N_BIT-1)<=tempSangle;
--- Zb(N_BIT-1)<=tempSangle;
--- Mul: for k in 0 to N_bit-1 generate
--- row 0: if (k=0) generate—row 0 from down
--- row: for i in 0 to N_bit-2 generate
el _0 : if ( i = 0 ) generate
el : TWOAND_HA inf
port map( A_mulin ( k +1) , A_mulin ( 0) , B_mulin ( 0) , B_mulin ( 1) , C0 in , temp_ACC _in ( i) ,
A vect ( ( k+1) + ( N _BIT _1) ) , y _vect ( 0) , y _vect ( N _BIT _1 _i + k) ,
Za ( i +1) , Zb ( i +1) , C1 _out , temp_ACC _out ( i) , x _vect ( k * ( N _BIT _1 _i + k) ) , temp _Z0 ,
clk , clkA , clkB , clkC , clkD ,
n _mag _vect ( k * ( N _BIT _1 _i + k) ) , n _zones _vect ( k * ( N _BIT _1 _i + k) ) , area _eff _vect ( k * ( N _BIT _1 _i + k) ) , area _tot _vect ( k * ( N _BIT _1 _i + k) ) , Er _vect ( k * ( N _BIT _1 _i + k) ) , Er _vect ( k * ( N _BIT _1 _i + k) ) ;
end generate ;
other _el : if ( ( i > 0 ) and ( i < N _bit _2 ) ) generate
el : AND_HA _cent _inf
port map( B_mulin ( i _i +1) , x _vect ( k * ( N _bit _1 _i +1) ) , temp _down ( k * ( N _bit _2 _i + i _i _1) ) , temp _ACC _in ( i) , S _prev ( k * ( N _bit _2 _i + i _i _1) ) ,
y _vect ( ( i _i _1) + ( N _bit _1 _i _1 _k) ) , x _vect ( k * ( N _bit _1 _i _1 _k) ) , Za ( i _i _1) , Zb ( i _i _1) , C _out _i ( i * ( N _bit _1 _i _1 _k) ) , temp _up _i ( k * ( N _bit _2 _i _1 _i _1 _k) ) ,
clk , clkA , clkB , clkC , clkD ,
n _mag _vect ( k * ( N _bit _1 _i _1 _k) ) , n _zones _vect ( k * ( N _bit _1 _i _1 _k) ) , area _eff _vect ( k * ( N _bit _1 _i _1 _k) ) , area _tot _vect ( k * ( N _bit _1 _i _1 _k) ) , Er _vect ( k * ( N _bit _1 _i _1 _k) ) , Er _vect ( k * ( N _bit _1 _i _1 _k) ) ;
end generate ;
last _el : if ( i = N _bit _2 ) generate
el : AND_HA _fin _inf
port map( B_mulin ( i _i +1) , x _vect ( k * ( N _bit _1 _i _1 _1) ) , temp _down _i ( k * ( N _bit _2 _i _1 _i _1 _1 _1) ) , temp _ACC _in ( i) , S _prev ( k * ( N _bit _2 _i _1 _i _1 _1 _1) ) ,
y _vect ( ( i _i _1) + ( N _bit _1 _i _1 _k) ) , x _vect ( k * ( N _bit _1 _i _1 _k) ) , Za ( i _i _1) , Zb ( i _i _1) , C _out _i ( i * ( N _bit _1 _i _1 _k) ) , temp _up _i ( k * ( N _bit _2 _i _1 _i _1 _k) ) ,
clk , clkA , clkB , clkC , clkD ,
n _mag _vect ( k * ( N _bit _1 _i _1 _k) ) , n _zones _vect ( k * ( N _bit _1 _i _1 _k) ) , area _eff _vect ( k * ( N _bit _1 _i _1 _k) ) , area _tot _vect ( k * ( N _bit _1 _i _1 _k) ) , Er _vect ( k * ( N _bit _1 _i _1 _k) ) , Er _vect ( k * ( N _bit _1 _i _1 _k) ) ;
end generate ;
end generate ;
other _row : for i _i _0 to 0 _i _generate
row _0 : if ( i = 0 ) generate
el : TWOAND_FA _cent
port map( A_mulin ( k +1) , x _vect ( k * ( N _bit _1 _i _1 _1) ) , y _vect ( k _i _1) , y _vect ( N _BIT _i _1 _k) ,
C _out _i ( i * ( N _bit _1 _i _1 _k) ) , temp _up _i ( ( k _i _1) * ( N _bit _2 _i _1 _i _1 _1 _1 _1) ) ,
x _vect ( ( k _i _1) * ( N _bit _1 _i _1 _k) ) , y _vect ( k _i _1) , y _vect ( N _BIT _k _i _1 _k) , C _out _i ( i * ( N _bit _1 _i _1 _k) ) ,
S _prev ( k _i _1) , S _prev ( ( k _i _1) * ( N _BIT _2 _i _1 _i _1 _1 _1 _1 _1) ) , temp _down _i ( ( k _i _1) * ( N _BIT _2 _i _1 _i _1 _1 _1 _1 _1) ) , x _vect ( ( k _i _1) * ( N _bit _1 _i _1 _k) ) ,
clk , clkA , clkB , clkC , clkD ,
area _eff _vect ( k _i _1) , area _tot _vect ( k _i _1) , area _eff _vect ( k _i _1) , area _tot _vect ( k _i _1) , Er _vect ( k _i _1) , Er _vect ( k _i _1) ;
end generate ;
other _el : if ( ( i _i _1) and ( i _i _1 _< _N _bit _2 ) ) generate
el : FA _cent _cent
port map( x _vect ( k * ( N _bit _1 _i _1 _i _1 _1) ) , y _vect ( ( i _i _1) * ( N _BIT _1 _i _1 _k) ) , C _out _i ( i * ( N _bit _1 _i _1 _k) ) ,
temp _down _i ( ( k _i _1) * ( N _BIT _2 _i _1 _i _1 _1 _1 _1 _1 _1) ) , temp _up _i ( ( k _i _1) * ( N _BIT _2 _i _1 _i _1 _1 _1 _1 _1 _1) ) , S _prev ( k _i _1) , S _prev ( ( k _i _1) * ( N _BIT _2 _i _1 _i _1 _1 _1 _1 _1 _1) ) ,
temp _down _i ( ( k _i _1) * ( N _BIT _2 _i _1 _i _1 _1 _1 _1 _1 _1) ) , x _vect ( ( k _i _1) * ( N _bit _1 _i _1 _k) ) , y _vect ( ( i _i _1) * ( N _BIT _1 _i _1 _k) ) ,
clk , clkA , clkB , clkC , clkD ,
n_mag.vect(k*(N_bit-1)+i+1), n_zones.vect(k*(N_bit-1)+i+1),
area_eff.vect(k*(N_bit-1)+i+1), area_tot.vect(k*(N_bit-1)+i+1), Er.vect(k*(N_bit-1)+i+1), Ec.vect(k*(N_bit-1)+i+1);
end generate;
last_el: if (i=N_bit-2) generate
el: FA_fin_cent
port map(
x.vect(k*(N_bit-1)+i), y.vect((i+1)*(N_BIT-1)+k-1), C_out(i*(N_bit-1)+k-1),
S_prev(k*(N_BIT-2)+i-1), temp_down(k*(N_BIT-2)+i-1), res_vect(k-1),
y.vect((i+1)*(N_BIT-1)+k), Za(N_bit-1+k), Zb(N_bit-1+k), C_out(i*(N_bit-1)+k),
temp_up(k*(N_BIT-2)+i-1), res_vect(k), res_lat(k-1),
clk, clkA, clkB, clkC, clkD,
n_mag.vect(k*(N_bit-1)+i+1), n_zones.vect(k*(N_bit-1)+i+1),
area_eff.vect(k*(N_bit-1)+i+1), area_tot.vect(k*(N_bit-1)+i+1), Er.vect(k*(N_bit-1)+i+1), Ec.vect(k*(N_bit-1)+i+1);
end generate;
end generate;
last_row: if (k=N_bit-1) generate
row: for i in 0 to N_bit-2 generate
el_0: if (i=0) generate
el: AND_HA_sup
port map(
x.vect(k*(N_bit-1)), y.vect(k-1), y.vect(N_BIT+k-2), C_out(i*(N_bit-1)+k-1),
temp_up((k-1)*(N_BIT-2)+i), temp_down((k-1)*(N_BIT-2)+i), GND, x.vect(k*(N_bit-1)+i-1), S_prev((k-1)*(N_BIT-2)+i),
Co_last(i),
clk, clkA, clkB, clkC, clkD,
n_mag.vect(k*(N_bit-1)+i+1), n_zones.vect(k*(N_bit-1)+i+1),
area_eff.vect(k*(N_bit-1)+i+1), area_tot.vect(k*(N_bit-1)+i+1), Er.vect(k*(N_bit-1)+i+1), Ec.vect(k*(N_bit-1)+i+1);
end generate;
other_el: if (i>0 and i<N_bit-2) generate
el: AND_HA_sup
port map(
x.vect(1), y.vect((i+1)*(N_BIT-1)+k-1), C_out(i*(N_bit-1)+k-1),
tmp_up((k-1)*(N_BIT-2)+i), Co_last(i-1),
S_prev((k-1)*(N_BIT-2)+i), Co_last(i), temp_down((k-1)*(N_BIT-2)+i), x.vect(k*(N_bit-1)+i+1),
clk, clkA, clkB, clkC, clkD,
n_mag.vect(k*(N_bit-1)+i+1), n_zones.vect(k*(N_bit-1)+i+1),
area_eff.vect(k*(N_bit-1)+i+1), area_tot.vect(k*(N_bit-1)+i+1), Er.vect(k*(N_bit-1)+i+1), Ec.vect(k*(N_bit-1)+i+1);
end generate;
last_el: if (i=N_bit-2) generate
el: FA_fin_sup
port map(
Co_last(i-1), x.vect(1), y.vect((i+1)*(N_BIT-1)+k-1), C_out(i*(N_bit-1)+k-1), res_vect(k-1),
Za(N_bit-1+k), Zb(N_bit-1+k), Z_lat_sup, res_lat(k), res_lat(k-1),
clk, clkA, clkB, clkC, clkD,
n_mag.vect(k*(N_bit-1)+i+1), n_zones.vect(k*(N_bit-1)+i+1),
area_eff.vect(k*(N_bit-1)+i+1), area_tot.vect(k*(N_bit-1)+i+1), Er.vect(k*(N_bit-1)+i+1), Ec.vect(k*(N_bit-1)+i+1);
end generate;
end generate;
end generate;
end behavior;
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.MENML_package.all;

entity ACC is
  port(Za,Zb: in std_logic;
       Z_lat_sup: in std_logic;
       B_ACC_in: in std_logic_vector (N_bit-1 downto 0);
       CI, res_in: in std_logic;
       temp_MUL_in: in std_logic_vector (N_bit-1 downto 0);
       temp_Bconn_in: in std_logic_vector (N_bit-4 downto 0);
       temp_MUL_out: out std_logic_vector (N_bit-3 downto 0);
       temp_Bconn_out: out std_logic_vector (N_bit-4 downto 0);
       B_ACC_out: out std_logic_vector (N_bit-1 downto 0);
       S_ACC: out std_logic_vector (N_bit*2-1 downto 0);
       Co_ACC, Co_res_out: out std_logic;
       clk, clkA, clkB, clkC, clkD: in std_logic;
       n_mag: out natural := init_natural;
       n_zones: out natural := init_natural;
       AREA_EFF: out natural;
       AREA_TOT: out natural;
       Er: out natural;
       Ec: out natural);
end ACC;

architecture behavior of ACC is

  signal mrbit_vec, en_p_vec, ress_vec: std_logic_vector (N_BIT downto 0);
  type natural_vector is array (natural range <>) of natural;
  signal n_mag_vec, n_zones_vec, area_eff_vec, area_tot_vec, Er_vec, Ec_vec:
    natural_vector (N_BIT+2 downto 1) := (others => init_natural);
  signal C_vec_inf_a: std_logic_vector (N_bit-3 downto 0);
  signal C_vec_inf_b: std_logic_vector (N_bit-3 downto 0);
  signal C_vec_lat: std_logic_vector (N_bit+2 downto 0);
  signal temp_out: std_logic_vector (N_bit-2 downto 1);
  signal res_vec: std_logic_vector (N_bit-3 downto 0);
  signal S Prev: std_logic_vector (N_bit-3 downto 0);
  signal S Prev_out: std_logic_vector (N_bit-2 downto 0);
  signal B2, temp_first_in, temp_first_out, err1, err2: std_logic;
begin
  -- SUM OF ARRAYS OF NATURAL ELEMENTS

  -- This process sums up the values of n_mag, n_zones, area_eff, area_tot, Er, Ec of every
  -- PE instantiated.
  -- Results are given as outputs of this "Galois_Multiplier" component.
  N_mag_sum: process
    variable n_nat_mag, n_nat_zones, n_nat_area_eff, n_nat_area_tot, n_nat_Er, n_nat_Ec:
      natural_vector (n_mag_vec'length-1 downto 0) := (others => init_natural);
    variable sum_n_mag, sum_n_zones, sum_area_eff, sum_area_tot, sum_Er, sum_Ec: natural
      := init_natural;
  begin
    --
variable sum_tot_n_mag, sum_tot_n_zones, sum_tot_area_eff, sum_tot_area_tot, sum_tot_Er, sum_totEc: natural := init_natural;
begin
  n_nat_mag := n_mag_vect;
  n_nat_zones := n_zones_vect;
  nat_area_eff := area_eff_vect;
  nat_area_tot := area_tot_vect;
  nat_Er := Er_vect;
  nat_Ec := Ec_vect;

  sum_n_mag := 0; sum_n_zones := 0; sum_area_eff := 0; sum_area_tot := 0; sum_Er := 0; sum_Ec := 0;
  for i in 0 to n_mag_vect'length -1 loop
    sum_n_mag := sum_n_mag + n_nat_mag(i);
    sum_n_zones := sum_n_zones + n_nat_zones(i);
    sum_area_eff := sum_area_eff + nat_area_eff(i);
    sum_area_tot := sum_area_tot + nat_area_tot(i);
    sum_Er := sum_Er + nat_Er(i);
    sum_Ec := sum_Ec + nat_Ec(i);
  end loop;

  sum_tot_n_mag := sum_n_mag * INTERCONNECT_OVERHEAD;
  sum_tot_n_zones := sum_n_zones * INTERCONNECT_OVERHEAD;
  sum_tot_area_eff := sum_area_eff * INTERCONNECT_OVERHEAD;
  sum_tot_area_tot := sum_area_tot * INTERCONNECT_OVERHEAD;
  sum_tot_Er := sum_Er * INTERCONNECT_OVERHEAD;
  sum_totEc := sum_Ec * INTERCONNECT_OVERHEAD;

  n_mag <= sum_tot_n_mag;
  n_zones <= sum_tot_n_zones;
  area_eff <= sum_tot_area_eff;
  area_tot <= sum_tot_area_tot;
  Er <= sum_tot_Er;
  Ec <= sum_totEc;
end process;
— The structure of this macro-block is like a vector. The indeces for
— signals and energy signal are assigned in according to their position
— in the vector structure.
— 'i' identifies the position.; in particular i=0 identifies the leftmost PE.
B_ACC_out(0)<=B_ACC_in(0);

ACC: for i in 0 to N_hit+2-2 generate first_element: if (i=0) generate
  HA_FA = FIRST_HA_FA_ACC
  port map(
    Za(i), B_ACC_in(i+1), B_ACC_in(i+2), res_in , C1, Za(i+1), Zb(i+1), temp_MUL_in(i),
    temp_first_in,
    S_ACC(i), B_ACC_out(i+1), temp_MUL_out(i), temp_first_out, C0, C_vect_inA(i),
    C_vect_inB(i), S_prev(i), res_vect(i), B2,
    clk, clkA, clkB, clkC, clkD,
    n_mag_vect(i+1), n_zones_vect(i+1), area_eff_vect(i+1), area_tot_vect(i+1),
    Er_vect(i+1), Ec_vect(i+1));
end generate;
second_element: if (i=1) generate
  FA_FA_ACC_in
  port map(
    temp_first_out, res_vect(i-1), Za(i+1), Zb(i+1), C_vect_inA(i-1), temp_MUL_in(i),
    temp_Bconn_in(i-1), temp_in(i), B2, S_prev(i-1),
    B_ACC_out(i+1), res_vect(i), S_ACC(i), S_prev(i), C_vect_inA(i), C_vect_inB(i),
    temp_MUL_out(i), temp_Bconn_out(i-1), temp_out(i), temp_first_in,
    clk, clkA, clkB, clkC, clkD,
A.3.2 Serial-Parallel MAC

Here is reported the top entity MAC
t the Serial-Parallel MAC, together with its four components. This version of the MAC has been divided in four regions: body MAC
t body,
connections above MAC_1D_conn_above, connections below MAC_1D_conn_below, input B conditioning MAC_1D_input_cond.

Listing A.24. Top entity of the Serial-Parallel MAC: MAC_1D.

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.MENML_package.all;

entity MAC_1D is
  port(DataA, DataB, Rst: in std_logic;
       Result: out std_logic_vector(2*N_BIT-1 downto 0);
       clkA, clkB, clkC, clkD: in std_logic;
       n_mag: out natural := init_natural;
       n_zones: out natural := init_natural;
       AREA_EFF: out natural;
       AREA_TOT: out natural;
       Er: out natural;
       Ec: out natural);
end MAC_1D;

architecture behavior of MAC_1D is
  begin
    — Vectors of natural for magnets and cell count, area and energy evaluation
    type natural_vector is array (natural range <>) of natural;
    signal n_mag_vector, n_zones_vector, area_eff_vector, area_tot_vector, Er_vector, Ec_vector:
      natural_vector (4 downto 1) := (others => init_natural);
    — In and out considered from the body
    signal DataA_prop_in: std_logic_vector((2*N_BIT-2)-1 downto 0);
    signal DataB_prop_out: std_logic_vector((2*N_BIT-2)-1 downto 0);
    signal DataB_prop_in: std_logic_vector(3*(2*N_BIT-2)-1 downto 0);
    signal Rst_prop_in, Rst_prop_out: std_logic_vector((2*N_BIT-1)-1 downto 0);
    signal Res_prop_in: std_logic_vector(2*(2*N_BIT-1)-1 downto 0);
    signal Res_prop_out: std_logic_vector(3*(2*N_BIT-1)-1 downto 0);
    signal InputCond2Body: std_logic;
    signal InputCond2ConnAbove: std_logic_vector(2*N_BIT-3 downto 0);

    — SUM OF ARRAYS OF NATURAL ELEMENTS
    — This process sums up the values of n_mag, n_zones, area_eff, area_tot, Er, Ec
    — of every standard cell instantiated.
    — Results are given as outputs of this "PE_galois" component.
    variable n_nat_mag, n_nat_zones, nat_area_eff, nat_area_tot, nat_Er, nat_Ec:
      natural_vector (n_mag_vector'length-1 downto 0) := (others => init_natural);
    variable sum_n_mag, sum_n_zones, sum_area_eff, sum_area_tot, sum_Er, sum_Ec: natural
      := init_natural;
```

variable sum_tot_n_mag, sum_tot_n_zones, sum_tot_area_eff, sum_tot_area_tot,
    sum_tot_Er, sum_tot_Ec: natural := init_natural;
begin
  n_nat_mag := n_mag_vect;
  n_nat_zones := n_zones_vect;
  nat_area_eff := area_eff_vect;
  nat_area_tot := area_tot_vect;
  nat_Er := Er_vect;
  nat_Ec := Ec_vect;

  sum_n_mag := 0; sum_n_zones := 0; sum_area_eff := 0; sum_area_tot := 0; sum_Er := 0; sum_Ec := 0;
for i in 0 to n_mag_vect'length - 1 loop
  sum_n_mag := sum_n_mag + n_nat_mag(i);
  sum_n_zones := sum_n_zones + n_nat_zones(i);
  sum_area_eff := sum_area_eff + nat_area_eff(i);
  sum_area_tot := sum_area_tot + nat_area_tot(i);
  sum_Er := sum_Er + nat_Er(i);
  sum_Ec := sum_Ec + nat_Ec(i);
end loop;

  sum_tot_n_mag := sum_n_mag * INTERCONNECT_OVERHEAD;
  sum_tot_n_zones := sum_n_zones * INTERCONNECT_OVERHEAD;
  sum_tot_area_eff := sum_area_eff * INTERCONNECT_OVERHEAD;
  sum_tot_area_tot := sum_area_tot * INTERCONNECT_OVERHEAD;
  sum_tot_Er := sum_Er * INTERCONNECT_OVERHEAD;
  sum_tot_Ec := sum_Ec * INTERCONNECT_OVERHEAD;

  n_mag <= sum_tot_n_mag;
  n_zones <= sum_tot_n_zones;
  area_eff <= sum_tot_area_eff;
  area_tot <= sum_tot_area_tot;
  Er <= sum_tot_Er;
  Ec <= sum_tot_Ec;
end process;

Body_block: MAC_1D_body port map(
    DataA => DataA,
    DataB => InputCond2Body,
    Rst => Rst,
    Res_MSB => Result(2*N_BIT-1),
    DataA_in_vect => DataA_prop_out((2*N_BIT-2)-2 downto 0),
    DataB_in_vect => DataB_prop_in,
    DataA_out_vect => DataA_prop_out,
    DataB_out_vect => DataB_prop_out,
    Rst_in_vect => Rst_prop_in,
    Rst_out_vect => Rst_prop_out,
    Res_in_vect => Res_prop_in,
    Res_out_vect => Res_prop_out,
    clkA => clkA, clkB => clkB, clkC => clkC, clkD => clkD,
    n_mag => n_mag_vect(1), n_zones => n_zones_vect(1), AREAEFF => AREA_EFF_vect(1), AREA_TOT => AREA_TOT_vect(1), Er => Er_vect(1), Ec => Ec_vect(1));

Conn_above: MAC_1D_conn_above port map(
    Inputs => InputCond2ConnAbove,
    DataA_in => DataA_prop_out,
Listing A.25. Body of the Serial-Parallel MAC: MAC_1D_body.

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.MENML_arith.all;

entity MAC_1D_body is
port(DataA, DataB, Rst: in std_logic;
    Res_MSB: out std_logic;
    DataA_in, DataB_in, DataA_out, DataB_out: in std_logic_vector((2^N_BIT-2) downto 0);
    Rst_in: in std_logic_vector((2^N_BIT-1) downto 0);
    clkA, clkB, clkC, clkD: in std_logic;
    n_mag: out natural := init_natural;
    n_zones: out natural := init_natural;
    AREA_EFF: out natural;
    AREA_TOT: out natural
)
```

```vhdl
begin
end behavior;
```
Er: out natural;
Ec: out natural;
end MAC_1D_body;

architecture behavior of MAC_1D_body is

[... ] -- Components definitions

-- Vectors of natural for magnets and cell count, area and energy evaluation
type natural_vector is array (natural range <>) of natural;
signal n_mag, vec, n_zones, vec, area_eff, vec, area_tot, vec, Er_vec, Ec_vec:
natural_vector (2*N_BIT downto 1) := (others => init_natural);
type matrix_2Nx2 is array (2*N_BIT-1 downto 0) of std_logic_vector (1 downto 0);
type matrix_2Nx3 is array (2*N_BIT-1 downto 0) of std_logic_vector (2 downto 0);
type matrix_2Nx4 is array (2*N_BIT downto 0) of std_logic_vector (3 downto 0);
signal DataA, vec_in_array, DataB, vec_out_array:
std_logic_vector (2*N_BIT downto 0);
signal DataA, vec_in_array, vec_out_array, vec_in_array, vec_out_array:
std_logic_vector (2*N_BIT downto 0);
signal DataA, vec_in_array, vec_out_array, vec_in_array, vec_out_array:
std_logic_vector (2*N_BIT downto 0);

begin

-- SUM OF ARRAYS OF NATURAL ELEMENTS
-- This process sums up the values of n_mag, n_zones, area_eff, area_tot, Er, Ec
-- of every standard cell instantiated.
-- Results are given as outputs of this "PE_galois" component.
N_mag_sum: process (n_mag, vec, n_zones, vec, area_eff, vec, area_tot, vec, Er_vec, Ec_vec)
variable n_nat_mag, n_nat_zones, n_area_eff, n_area_tot, n_Er, n_Ec:
natural_vector (n_mag vec 'length -1 downto 0) := (others => init_natural);
variable sum_n_mag, sum_n_zones, sum_area_eff, sum_area_tot, sum_Er, sum_Ec:
natural := init_natural;
variable sum_tot_n_mag, sum_tot_n_zones, sum_tot_area_eff, sum_tot_area_tot,
sum_tot_Er, sum_tot_Ec:
natural := init_natural;
begin
n_nat_mag := n_mag vec;
n_nat_zones := n_zones vec;
n_area_eff := area_eff vec;
n_area_tot := area_tot vec;
n_Er := Er vec;
n_Ec := Ec vec;
sum_n_mag := 0; sum_n_zones := 0; sum_area_eff:= 0; sum_area_tot:= 0; sum_Er:= 0;
sum_Ec := 0;
for i in 0 to n_mag vec 'length -1 loop
sum_n_mag := sum_n_mag + n_nat_mag(i);
sum_n_zones := sum_n_zones + n_nat_zones(i);
sum_area_eff := sum_area_eff + n_area_eff(i);
sum_area_tot := sum_area_tot + n_area_tot(i);
sum_Er := sum_Er + n_Er(i);
sum_Ec := sum_Ec + n_Ec(i);
end loop;
sum_tot_n_mag := sum_n_mag * INTERCONNECT_OVERHEAD;
sum_tot_n_zones := sum_n_zones * INTERCONNECT_OVERHEAD;
sum_tot_area_eff := sum_area_eff * INTERCONNECT_OVERHEAD;
sum_tot_area_tot := sum_area_tot * INTERCONNECT_OVERHEAD;
sum_tot_Er := sum_Er * INTERCONNECT_OVERHEAD;
sum_tot_Ec := sum_Ec * INTERCONNECT_OVERHEAD;
n_mag <= sum_tot_n_mag;
n_zones <= sum_tot_n_zones;
area_eff <= sum_tot_area_eff;
area_tot <= sum_tot_area_tot;
Er <= sum_tot_Er;
Ec <= sum_tot_Ec;
end process;

dataA_array (0) <= DataA;
dataB_array (0) <= DataB;
Rst_v_in_array (0) <= Rst;
Res_MSB <= Result_out_array (2^N_BIT-1);

dataA_v_in_array (2^N_BIT-3 downto 1) <= DataA_in_vect;
Rst_v_in_array (2^N_BIT-1 downto 1) <= Rst_in_vect;
Rst_out_vect <= Rst_v_out_array (2^N_BIT-2 downto 0);

Prop_Above: for ind in 0 to 2^N_BIT-3 generate
  dataA_out_vect (ind) <= DataA_v_out_array (ind) (0);
dataB_out_vect (ind+2 downto 0) <= DataB_v_out_array (ind) (1 downto 0);
dataA_v_in_array (ind) <= DataA_in_vect (ind+3 downto ind);
end generate;

Prop_Below: for ind2 in 0 to 2^N_BIT-2 generate
  Res_v_in_array (ind2+1) (3 downto 2) <= Res_in_vect (ind2+2 downto 2);
  Res_out_vect (ind2+3 downto 1) <= Res_prev_v_out_array (ind2+1) (3 downto 1);
end generate;

MACBody: for i in 0 to 2^N_BIT-1 generate
  MAC_ID_Body.map: MAC_ID_body,PE generic map (ELEMENT => i)
  port map(
    DataA => DataA_array (i),
    DataB => DataB_array (i),
    Carry_in => Carry_in_array (i),
    Carry_out => Carry_out_array (i),
    clkA => clkA, clkB => clkB, clkC => clkC, clkD => clkD,
    Result_out => Result_out_array (i),
    -- other in/out
    dataA_v_in => DataA_v_in_array (i),
    Rst_v_in => Rst_v_in_array (i),
    Res_v_in => Res_v_in_array (i),
    DataB_v_in => DataB_v_in_array (i),
    Res_prev_v_in => Res_prev_v_in_array (i),
    Rst_v_out => Rst_v_out_array (i),
    Res_v_out => Res_v_out_array (i),
    DataA_v_out => DataA_v_out_array (i),
    DataB_v_out => DataB_v_out_array (i),
    Res_prev_v_out => Res_prev_v_out_array (i),
    n_mag => n_mag_vect (i+1), n_zones => n_zones_vect (i+1),
    Area_eff => Area_eff_vect (i+1), Area_tot => Area_tot_vect (i+1),
    Er => Er_vect (i+1), Ec => Ec_vect (i+1));
  Res_v_in_array (i+1) (1) <= Result_out_array (i);
  Res_v_in_array (i+1) (0) <= Res_v_out_array (i);
  Res_v_in_array (i) <= Res_prev_v_out_array (i+1) (0);
  DataA_array (i+1) <= DataA_v_out_array (i) (1);
  DataB_array (i+1) <= DataB_v_out_array (i) (2);
  Carry_in_array (i+1) <= Carry_out_array (i);
Listing A.26. Preskew network of the Serial-Parallel MAC: MAC_1D_conn_above.

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.MENML_package.all;

entity MAC_1D_conn_above is
port (Inputs: in std_logic_vector(2*N_BIT-3 downto 0);
   DataA_in: in std_logic_vector(2*N_BIT-3 downto 0);
   DataA_out: out std_logic_vector(2*N_BIT-3 downto 0);
   DataB_in: in std_logic_vector(2*(2*N_BIT-2)-1 downto 0);
   DataB_out: out std_logic_vector(3*(2*N_BIT-2)-1 downto 0);
   clkA, clkB, clkC, clkD: in std_logic;
   n_mag: out natural := init_natural;
   n_zones: out natural := init_natural;
   AREA_EFF: out natural;
   AREA_TOT: out natural;
   Er: out natural;
   Ec: out natural);
end MAC_1D_conn_above;

architecture behavior of MAC_1D_conn_above is
begin
  architecture behavior of MAC_1D_conn_above is

  --- Vectors of natural for magnets and cell count, area and energy evaluation
  type natural_vector is array (natural range <>) of natural;
  signal n_mag_vec, n_zones_vec, area_eff_vec, area_tot_vec, Er_vec, Ec_vec:
  natural_vector ((N_CELLS_CONN_ABOVE+N_CELLS_CONN_TRIANGLE downto 0) := (others => init_natural);

  constant COLUMNS: integer := 2*N_BIT-2;
  type matrix_prop_vert is array ((COLUMNS/4+1)*((COLUMNS+((COLUMNS mod 4)/2) downto 0) of
  std_logic_vector (5 downto 0));
  signal sig_prop_vert: matrix_prop_vert;
  signal sig_prop_horiz: std_logic_vector(((COLUMNS+1)*((COLUMNS+2)/2 -1 downto 0);
  signal sig_prop_triangle: std_logic_vector(((2*N_BIT-2)*(2*N_BIT-1)/2 -1 downto 0);

  begin
  SUM OF ARRAYS OF NATURAL ELEMENTS

  variable n_mag, n_zones, area_eff, area_tot, Er, Ec
  of every standard cell instantiated.

  results are given as outputs of this "PE_galois" component.

  N_mag_sum

  variable n_mag, n_zones, area_eff, area_tot, Er, Ec:
  natural_vector (n_mag_vec'length-1 downto 0) := (others => init_natural);

  variable sum_n_mag, sum_n_zones, sum_area_eff, sum_area_tot, sum_Er, sum_Ec:
  sum := n_mag, sum_n_zones, sum_area_eff, sum_area_tot, sum_Er, sum_Ec:
  natural := init_natural;

  variable sum_tot_n_mag, sum_tot_n_zones, sum_tot_area_eff, sum_tot_area_tot,
  sum_tot_Er, sum_tot_Ec:
  natural := init_natural;

end generate;
end behavior;
```

n_nat_mag := n_mag_vect;
n_nat_zones := n_zones_vect;
nat_area_eff := area_eff_vect;
nat_area_tot := area_tot_vect;
nat_Er := Er_vect;
nat_Ec := Ec_vect;
sum_n_mag := 0; sum_n_zones := 0; sum_area_eff := 0; sum_area_tot := 0; sum_Er := 0;
sum_Ec := 0;
for i in 0 to n_mag_vect'length –1 loop
    sum_n_mag := sum_n_mag + n_nat_mag(i);
    sum_n_zones := sum_n_zones + n_nat_zones(i);
    sum_area_eff := sum_area_eff + nat_area_eff(i);
    sum_area_tot := sum_area_tot + nat_area_tot(i);
    sum_Er := sum_Er + nat_Er(i);
    sum_Ec := sum_Ec + nat_Ec(i);
end loop;
sum_tot_n_mag := sum_n_mag * INTERCONNECT_OVERHEAD;
sum_tot_n_zones := sum_n_zones * INTERCONNECT_OVERHEAD;
sum_tot_area_eff := sum_area_eff * INTERCONNECT_OVERHEAD;
sum_tot_area_tot := sum_area_tot * INTERCONNECT_OVERHEAD;
sum_tot_Er := sum_Er * INTERCONNECT_OVERHEAD;
sum_tot_Ec := sum_Ec * INTERCONNECT_OVERHEAD;
n_mag <= sum_tot_n_mag;
n_zones <= sum_tot_n_zones;
area_eff <= sum_tot_area_eff;
area_tot <= sum_tot_area_tot;
Er <= sum_tot_Er;
Ec <= sum_tot_Ec;
end process;

Right_part: for col in 0 to COLUMNS-1 generate
Select_Column0: if (col mod 4) = 0 generate
Conn4_up: MAC_1D_c4_up port map(
sig_in => sig_prop_horiz((col+2)*(col+3)/2 –1),
sig_out => sig_prop_horiz((col+1)*(col+2)/2 –1),
sig_bottom_in=> sig_prop_vert(col+(2*N_BIT-2)*(col/4))(2 downto 0),
sig_bottom_out=> sig_prop_vert(col+(2*N_BIT-2)*(col/4))(5 downto 3),
clkA=>clkA, clkB=>clkB, clkC=>clkC, clkD=>clkD,
n_mag<=n_mag_vect(col/4+1)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1,
n_zones<=n_zones_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
AREA_EFF:=area_eff_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
AREA_TOT:=area_tot_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
Ec<=Ec_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1);
end generate;
Select_Column1: if (col mod 4) = 1 generate
Conn8_up: MAC_1D_c8_up port map(
sig_in => sig_prop_horiz((col+2)*(col+3)/2 –1 downto (col+2)*(col+3)/2 –2),
sig_out => sig_prop_horiz((col+1)*(col+2)/2 –1 downto (col+1)*(col+2)/2 –2),
sig_bottom_in=> sig_prop_vert(col+(2*N_BIT-2)*(col/4))(2 downto 0),
sig_bottom_out=> sig_prop_vert(col+(2*N_BIT-2)*(col/4))(5 downto 3),
clkA=>clkA, clkB=>clkB, clkC=>clkC, clkD=>clkD,
n_mag<=n_mag_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
n_zones<=n_zones_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
AREA_EFF:=area_eff_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
END generate;

AREA_TOI:=area_tot_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) -1),
Ei:=Er_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) -1),
Ec:=Ec_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) -1));
end generate;
Select_Column2: if (col mod 4) = 2 generate
Conn12_up: MAC_ID<12_up port map(
  sig_in => sig_prop_horiz((col+2)*(col+3)/2 -1 downto (col+2)*(col+3)/2 -3),
  sig_out => sig_prop_horiz((col+1)*(col+2)/2 -1 downto (col+1)*(col+2)/2 -3),
  sig_bottom_in => sig_prop_vert(col+(2*N_BIT-2)*(col/4))(2 downto 0),
  sig_bottom_out => sig_prop_vert(col+(2*N_BIT-2)*(col/4))(5 downto 3),
  clkA=>clkA, clkB=>clkB, clkC=>clkC, clkD=>clkD,
  n_mag=>n_mag_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) -1),
  n_zones=>n_zones_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) -1),
  AREA_EFF=>area_eff_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) -1),
  AREA_TOI=>area_tot_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) -1),
  Ei:=Er_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) -1),
  Ec:=Ec_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) -1));
end generate;
Select_Column3: if (col mod 4) = 3 generate
Conn16_up: MAC_ID<16_up port map(
  sig_in => sig_prop_horiz((col+2)*(col+3)/2 -1 downto (col+2)*(col+3)/2 -4),
  sig_out => sig_prop_horiz((col+1)*(col+2)/2 -1 downto (col+1)*(col+2)/2 -4),
  sig_bottom_in => sig_prop_vert(col+(2*N_BIT-2)*(col/4))(2 downto 0),
  sig_bottom_out => sig_prop_vert(col+(2*N_BIT-2)*(col/4))(5 downto 3),
  clkA=>clkA, clkB=>clkB, clkC=>clkC, clkD=>clkD,
  n_mag=>n_mag_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) -1),
  n_zones=>n_zones_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) -1),
  AREA_EFF=>area_eff_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) -1),
  AREA_TOI=>area_tot_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) -1),
  Ei:=Er_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) -1),
  Ec:=Ec_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) -1));
end generate;
Select_STD_el: if col/4 > 0 generate
Conn_STD_up: MAC_ID<STD_up port map(
  sig_in => sig_prop_horiz((col+1)*(col+2)/2 + 4*Nc_STD_up)+4 downto (col+1)*(col+2)/2 + 4*Nc_STD_up)+1),
  sig_out => sig_prop_horiz((col*(col+1)/2 + 4*Nc_STD_up)+3 downto (col*(col+1)/2 + 4*Nc_STD_up)),
  sig_bottom_in => sig_prop_vert(col+(2*N_BIT-2)*Nc_STD_up)(2 downto 0),
  sig_bottom_out => sig_prop_vert(col+(2*N_BIT-2)*Nc_STD_up)(5 downto 3),
  sig_top_in => sig_prop_vert(col+(2*N_BIT-2)*Nc_STD_up)+1)(5 downto 3),
  sig_top_out => sig_prop_vert(col+(2*N_BIT-2)*Nc_STD_up)+1)(2 downto 0),
  clkA=>clkA, clkB=>clkB, clkC=>clkC, clkD=>clkD,
  n_mag=>n_mag_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) + Nc_STD_up),
  n_zones=>n_zones_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) + Nc_STD_up),
  AREA_EFF=>area_eff_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+4)*(col/4+1) + Nc_STD_up),
  AREA_TOI=>area_tot_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+4)*(col/4+1) + Nc_STD_up),
  Ei:=Er_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) + Nc_STD_up),
  Ec:=Ec_vect(2*(col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) + Nc_STD_up));
end generate;
sig_prop_vert(col)(2) <= DataA_in(2*N_BIT-3-col);
DataA_out(2*N_BIT-3-col) <= sig_prop_horiz(col)*(col+1)/2);
sig_prop_vert(col)(1 downto 0) <= DataB_in((2*N_BIT-3-col)+2+1 downto (2*N_BIT-3-col)+2);
DataB_out \((2*N_{\text{BIT}}-3-\text{col})*3+2\) downto \((2*N_{\text{BIT}}-3-\text{col})*3\) <= sig_prop_vert(\text{col})(5 downto 3);
end generate;

Triangle: for col in 1 to 2*N_{\text{BIT}}-3 generate
Row_green: for row in 1 to col generate
  Green: if \(((2*N_{\text{BIT}}-3)-(\text{col}-1))\ mod\ 4\) = 1 generate -- green, phase D
    Drow_col: long_wire generic map(D,row,(\text{col}+1)/2,\text{LX},\text{ZONE_H},\text{ZONE_L})
    port map(sig_prop_triangle(col,(\text{col}+1)/2,row),clkD,sig_prop_triangle(col*\(\text{col}-1)/2 +row-1),n_mag_vect(col*\(\text{col}-1)/2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),n_zones_vect(col*\(\text{col}-1)/2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{area_eff_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{area_tot_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{Er_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{Er_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}));
  end generate;
  end if;
end row_green;

Row_orange: for row in 1 to col generate
  Orange: if \(((2*N_{\text{BIT}}-3)-(\text{col}-1))\ mod\ 2\) = 1 generate -- orange, phase E
    Orow_col: long_wire generic map(O,row,(\text{col}+1)/2,\text{LX},\text{ZONE_H},\text{ZONE_L})
    port map(sig_prop_triangle(col,(\text{col}+1)/2,row),clkO,sig_prop_triangle(col*\(\text{col}-1)/2 +row-1),n_mag_vect(col*\(\text{col}-1)/2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),n_zones_vect(col*\(\text{col}-1)/2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{area_eff_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{area_tot_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{Er_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{Er_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}));
  end generate;
end row_orange;

Row_blue: for row in 1 to col generate
  Blue: if \(((2*N_{\text{BIT}}-3)-(\text{col}-1))\ mod\ 1\) = 1 generate -- blue, phase F
    Brow_col: long_wire generic map(B,row,(\text{col}+1)/2,\text{LX},\text{ZONE_H},\text{ZONE_L})
    port map(sig_prop_triangle(col,(\text{col}+1)/2,row),clkB,sig_prop_triangle(col*\(\text{col}-1)/2 +row-1),n_mag_vect(col*\(\text{col}-1)/2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),n_zones_vect(col*\(\text{col}-1)/2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{area_eff_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{area_tot_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{Er_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{Er_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}));
  end generate;
end row_blue;

Row_red: for row in 1 to col generate
  Red: if \(((2*N_{\text{BIT}}-3)-(\text{col}-1))\ mod\ 0\) = 1 generate -- red, phase G
    Rrow_col: long_wire generic map(R,row,(\text{col}+1)/2,\text{LX},\text{ZONE_H},\text{ZONE_L})
    port map(sig_prop_triangle(col,(\text{col}+1)/2,row),clkR,sig_prop_triangle(col*\(\text{col}-1)/2 +row-1),n_mag_vect(col*\(\text{col}-1)/2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),n_zones_vect(col*\(\text{col}-1)/2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{area_eff_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{area_tot_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{Er_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}),\text{Er_vect}\(col*2+row-1+N_{\text{CELLS}}\text{CONN_ABOVE}));
  end generate;
end row_red;

First: if row = 1 generate
  sig_prop_horiz(\((\text{COLUMNS}+1)\times(\text{COLUMNS}+2)/2\) -col) <= sig_prop_triangle(col*(\text{col}-1)/2 +row-1);
end generate;

end behavior;

Listing A.27. Deskew network of the Serial-Parallel MAC: MAC_1D_conn_below.
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.MENML_package.all;

entity MAC_1D_conn_below is
  port (
    Outputs: out std_logic_vector(2*N_BIT downto 0);
    Res_prop_in: in std_logic_vector(3*(2+N_BIT)-1 downto 0);
    Res_prop_out: out std_logic_vector(2*(2+N_BIT)-1 downto 0);
    Rst_prop_in: in std_logic_vector(2*N_BIT downto 0);
    Rst_prop_out: out std_logic_vector(2*N_BIT-2 downto 0);
    clkA, clkB, clkC, clkD: in std_logic;
    n_mag: out natural := init_natural;
    n_zones: out natural := init_natural;
    AREA_EFF: out natural;
    AREA_TOT: out natural;
    Er: out natural;
    Ec: out natural);
end MAC_1D_conn_below;

architecture behavior of MAC_1D_conn_below is
  [...] -- Components definitions

  -- Vectors of natural for magnets and cell count, area and energy evaluation
  type natural_vector is array (natural range <>) of natural;
  signal n_mag_vect, n_zones_vect, area_eff_vect, area_tot_vect, Er_vect, Ec_vect:
    natural_vector (N CELLS+CONNECTED+N CELLS_CONN_TAIL downto 0) := (others => init_natural);
  constant COLUMNS: integer := 2*N_BIT-2;
  type matrix_prop_vert is array ((2*(2+N_BIT)-1) downto 0) of
    std_logic_vector (5 downto 0);
  signal sig_prop_vert: matrix_prop_vert;
  signal sig_prop_horiz: std_logic_vector (1 downto 0);
  type matrix_prop_tail is array (N_BIT downto 0) of
    std_logic_vector (COLUMNS downto 0);
  signal sig_prop_tail: matrix_prop_tail;

begin
  SUM OF ARRAYS OF NATURAL ELEMENTS
  [...] -- This process sums up the values of n_mag, n_zones, area_eff, area_tot, Er, Ec
  [...] -- of every standard cell instantiated.
  -- Results are given as outputs of this "PE_galois" component.
  n_mag_sum: process (n_mag_vect, n_zones_vect, area_eff_vect, area_tot_vect, Er_vect, Ec_vect)
  variable n_nat_mag, n_nat_zones, nat_area_eff, nat_area_tot, nat_Er, nat_Ec:
    natural_vector (n_mag_vect'length-1 downto 0) := (others => init_natural);
  variable sum_n_mag, sum_n_zones, sum_area_eff, sum_area_tot, sum_Er, sum_Ec:
    natural := init_natural;
  variable sum_tot_n_mag, sum_tot_n_zones, sum_tot_area_eff, sum_tot_area_tot,
    sum_tot_Er, sum_tot_Ec:
    natural := init_natural;
begin
  n_nat_mag := n_mag_vect;
  n_nat_zones := n_zones_vect;
  nat_area_eff := area_eff_vect;
  nat_area_tot := area_tot_vect;
  nat_Er := Er_vect;
  nat_Ec := Ec_vect;
sum_n_mag := 0; sum_n_zones := 0; sum_area_eff := 0; sum_area_tot := 0; sum_Er := 0;
sum_Ec := 0;
for i in 0 to n_mag vect 'length –1 loop
  sum_n_mag := sum_n_mag + n_nat_mag(i);
  sum_n_zones := sum_n_zones + n_nat_zones(i);
  sum_area_eff := sum_area_eff + nat_area_eff(i);
  sum_area_tot := sum_area_tot + nat_area_tot(i);
  sum_Er := sum_Er + nat_Er(i);
  sum_Ec := sum_Ec + nat_Ec(i);
end loop;

sum_tot_n_mag := sum_n_mag * INTERCONNECT_OVERHEAD;
sum_tot_n_zones := sum_n_zones * INTERCONNECT_OVERHEAD;
sum_tot_area_eff := sum_area_eff * INTERCONNECT_OVERHEAD;
sum_tot_area_tot := sum_area_tot * INTERCONNECT_OVERHEAD;
sum_tot_Er := sum_Er * INTERCONNECT_OVERHEAD;
sum_tot_Ec := sum_Ec * INTERCONNECT_OVERHEAD;

n_mag <= sum_tot_n_mag;
n_zones <= sum_tot_n_zones;
area_eff <= sum_tot_area_eff;
area_tot <= sum_tot_area_tot;
Er <= sum_tot_Er;
Ec <= sum_tot_Ec;
end process;

Left_part: for col in 0 to COLUMNS –1 generate
  Select_c4: if (col mod 4) = 0 generate
    Conn4_down: MAC1D_c4_down port map(
      sig_in => sig_prop_horiz((col+1)*(col+2)/2 –1),
      sig_out => sig_prop_horiz((col+2)*(col+3)/2 –1),
      sig_top_in => sig_prop_vert((col+2*N_BIT-2)*(col/4)) (2 downto 0),
      sig_top_out => sig_prop_vert((col+2*N_BIT-2)*(col/4)) (5 downto 3),
      clkA => clkA, clkB => clkB, clkC => clkC, clkD => clkD,
      n_mag => n_mag_vect((col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
      n_zones => n_zones_vect((col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
      AREA_EFF => area_eff_vect((col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
      AREA_TOT => area_tot_vect((col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
      Er => Er_vect((col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
      Ec => Ec_vect((col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1));
  end generate;
  Select_c8: if (col mod 4) = 1 generate
    Conn8_down: MAC1D_c8_down port map(
      sig_in => sig_prop_horiz((col+2)*(col+1)/2 –1 downto (col+2)*(col+1)/2 –2),
      sig_out => sig_prop_horiz((col+3)*(col+2)/2 –1 downto (col+3)*(col+2)/2 –2),
      sig_top_in => sig_prop_vert((col+2*N_BIT-2)*(col/4)) (2 downto 0),
      sig_top_out => sig_prop_vert((col+2*N_BIT-2)*(col/4)) (5 downto 3),
      clkA => clkA, clkB => clkB, clkC => clkC, clkD => clkD,
      n_mag => n_mag_vect((col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
      n_zones => n_zones_vect((col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
      AREA_EFF => area_eff_vect((col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
      AREA_TOT => area_tot_vect((col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
      Er => Er_vect((col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1),
      Ec => Ec_vect((col/4)*(col/4+1) + (((col) mod 4)+1)*(col/4+1) –1));
  end generate;
  Select_c12: if (col mod 4) = 2 generate
    Conn12_down: MAC1D_c12_down port map(
      sig_in => sig_prop_horiz((col+2)*(col+1)/2 –1 downto (col+2)*(col+1)/2 –3),
4) +1)
        zones= mag ( col
        4) +1)
cSTD
        down)+4
        sig
0) , ;
        vect (2
        mag
        port
        N
        Rst
1D
        down+1) ) (2
        down) (2
        BIT
        mag=

4) +1)
        zones=
        generate
        AREA
        vect (2
        3) ,
        4)
down) ) ;
        4)
cSTD
        0) ,
        4)
c o l
        down) ,
        vect (2
        0) ,
        prop
        down
        mag=
        sig
        generate
        AREA
        Ec=
( c o l +2)/2 + 4
        clkA=
        clkB=<<
        clkC=<<
        clkD=>>
        clkD
        n_mag= n_mag_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1)
        n_zones=n_zones_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1)
        AREA_EFF= area_eff_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1)
        AREA_TOT= area_tot_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1)
        Er=Er_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1),
        Ec=Ec_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1))

downto ( col+3)* (col+2)/2 -1
downto ( col+3)* (col+2)/2 -3),
sig_top in => sig_prop_vert ( col+(2*N_BIT-2)* (col/4)) (2
downto 0),
sig_top out => sig_prop_vert ( col+(2*N_BIT-2)* (col/4)) (5
downto 3),

clkA= clkA , clkB=<<
        clkC=<<
        clkD=>>
        clkD
        n_mag= n_mag_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1),
        n_zones=n_zones_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1)
        AREA_EFF= area_eff_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1)
        AREA_TOT= area_tot_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1)
        Er=Er_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1),
        Ec=Ec_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1))

downto ( col+3)* (col+2)/2 -1
downto ( col+3)* (col+2)/2 -3),
sig_out => sig_prop_hORIZ ( (col+3)* (col+2)/2 -1
downto ( col+3)* (col+2)/2 -3),
sig_top in => sig_prop_vert ( (col+(2*N_BIT-2)* (col/4)) (2
downto 0),
sig_top out => sig_prop_vert ( (col+(2*N_BIT-2)* (col/4)) (5
downto 3),

clkA= clkA , clkB=<<
        clkC=<<
        clkD=>>
        clkD
        n_mag= n_mag_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1),
        n_zones=n_zones_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1)
        AREA_EFF= area_eff_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1)
        AREA_TOT= area_tot_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1)
        Er=Er_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1),
        Ec=Ec_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1))

downto ( col+3)* (col+2)/2 -1
downto ( col+3)* (col+2)/2 -3),
sig_out => sig_prop_hORIZ ( (col+3)* (col+2)/2 -1
downto ( col+3)* (col+2)/2 -3),
sig_top in => sig_prop_vert ( (col+(2*N_BIT-2)* (col/4)) (2
downto 0),
sig_top out => sig_prop_vert ( (col+(2*N_BIT-2)* (col/4)) (5
downto 3),

clkA= clkA , clkB=<<
        clkC=<<
        clkD=>>
        clkD
        n_mag= n_mag_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1),
        n_zones=n_zones_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1)
        AREA_EFF= area_eff_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1)
        AREA_TOT= area_tot_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1)
        Er=Er_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1),
        Ec=Ec_vec (2*(col/4)* (col/4+1) + ((( col )
        mod 4)+1)* (col/4+1) -1))
Res_prop_out(col+2 downto col+2) <= sig_prop_vert(col)(5 downto 4);
end generate;

Right_part: for row in 2*n_BIT-1 downto 1 generate
Select_row: for col in 1 to 4+(row+1)/2 generate
if row<2*n_BIT-1 generate
  Yellow: if (col mod 2)=1 and (row mod 2)=1 generate — yellow
  Arow: double_wide_horiz generic map(A,row,(4+N_BIT)-(col-1),ZONE_H,ZONE_L)
  port_map(sig_prop_tail(row-1)(col+2-1),sig_prop_tail(row)(col+2-1),clkA,
  sig_prop_tail(row+1)(col-1+2),sig_prop_tail(row)(col-1+2),
  n_mag_vec((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW),n_zones_vec((row-1)
  *(4+N_BIT)+col+N_CELLS_CONN BELOW),area_eff_vec((row-1)*(4+N_BIT)+col+
  N_CELLS_CONN BELOW),area_tot_vec((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW),Er_vec
  ((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW),Ec_vec((row-1)*(4+N_BIT)+col+
  N_CELLS_CONN BELOW));
end generate;
Green: if (col mod 2)=1 and (row mod 2)=0 generate — green
Drow: double_wide_horiz generic map(D,row,(4+N_BIT)-(col-1),ZONE_H,ZONE_L)
  port_map(sig_prop_tail(row-1)(col+2),sig_prop_tail(row)(col+2),clkD,
  sig_prop_tail(row+1)(col-1+2),sig_prop_tail(row)(col-1+2),
  n_mag_vec((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW),n_zones_vec((row-1)
  *(4+N_BIT)+col+N_CELLS_CONN BELOW),area_eff_vec((row-1)*(4+N_BIT)+col+
  N_CELLS_CONN BELOW),area_tot_vec((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW),Er_vec
  ((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW),Ec_vec((row-1)*(4+N_BIT)+col+
  N_CELLS_CONN BELOW));
end generate;
Cyan: if (col mod 2)=0 and (row mod 2)=1 generate — cyan
Crow: double_wide_horiz generic map(C,row,(4+N_BIT)-(col-1),ZONE_H,ZONE_L)
  port_map(sig_prop_tail(row-1)(col+2-1),sig_prop_tail(row)(col+2-1),clkC,
  sig_prop_tail(row+1)(col-1+2),sig_prop_tail(row)(col-1+2),
  n_mag_vec((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW),n_zones_vec((row-1)
  *(4+N_BIT)+col+N_CELLS_CONN BELOW),area_eff_vec((row-1)*(4+N_BIT)+col+
  N_CELLS_CONN BELOW),area_tot_vec((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW),Er_vec
  ((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW),Ec_vec((row-1)*(4+N_BIT)+col+
  N_CELLS_CONN BELOW));
end generate;
Pink: if (col mod 2)=0 and (row mod 2)=0 generate — pink
Brow: double_wide_horiz generic map(B,row,(4+N_BIT)-(col-1),ZONE_H,ZONE_L)
  port_map(sig_prop_tail(row-1)(col+2),sig_prop_tail(row)(col+2),clkB,
  sig_prop_tail(row+1)(col-1+2),sig_prop_tail(row)(col-1+2),
  n_mag_vec((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW),n_zones_vec((row-1)
  *(4+N_BIT)+col+N_CELLS_CONN BELOW),area_eff_vec((row-1)*(4+N_BIT)+col+
  N_CELLS_CONN BELOW),area_tot_vec((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW),Er_vec
  ((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW),Ec_vec((row-1)*(4+N_BIT)+col+
  N_CELLS_CONN BELOW));
end generate;
Last_row: if row=2*n_BIT-1 generate
  Yellow_el: if (col mod 2) = 1 generate — yellow
    Arow: short_wire_horiz generic map(A,row,(4+N_BIT)-(col-1),UP,ZONE_H,
    ZONE_L)
    port_map(sig_prop_tail(row-1)(col+2-1),clkA,sig_prop_tail(row)(col+2-1),
    n_mag_vec((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW),n_zones_vec((row-1)*(4+N_BIT)+
    col+N_CELLS_CONN BELOW),area_eff_vec((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW),
    area_tot_vec((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW),Er_vec((row-1)*(4+N_BIT)+
    col+N_CELLS_CONN BELOW),Ec_vec((row-1)*(4+N_BIT)+col+N_CELLS_CONN BELOW));
end generate;
  Cyan_el: if (col mod 2) = 0 generate — cyan
Crow_col: short_wire_horiz  generic map(C,row,(4+N_BIT)–(col–1),UP,ZONE_H,
ZONE_L) port map(sig_prop_tail(row=1)(col=2–1),clkC , sig_prop_tail(row=1)(col–1)*2),
n_mag_vect(((row–1)+(4+N_BIT)+col+N CELLS_CONN BELOW),n_zones_vect(((row–1)+(4+N_BIT)+
col+N CELLS_CONN BELOW),area_eff_vect((row–1)+(4+N_BIT)+col+N CELLS_CONN BELOW),
area_tot_vect((row–1)+(4+N_BIT)+col+N CELLS_CONN BELOW),Er_vect((row–1)+(4+N_BIT)+
col+N CELLS_CONN BELOW),Ec_vect(((row–1)+(4+N_BIT)+col+N CELLS_CONN BELOW));
end generate;
end generate;

Outputs(2*N_BIT–row–1) <= sig_prop_tail(row–1)(0);
end generate;

D0_col: short_wire_horiz  generic map(D,0,4+N_BIT,DOWN,ZONE_H,ZONE_L)
port map(sig_prop_tail(0)(2),clkD , sig_prop_tail(0)(1),n_mag_vect(6+N CELLS_CONN BELOW)
, n_zones_vect(6+N CELLS_CONN BELOW),area_eff_vect(6+N CELLS_CONN BELOW),
area_tot_vect(6+N CELLS_CONN BELOW),Er_vect(6+N CELLS_CONN BELOW),Ec_vect(6+N
CELLS_CONN BELOW));

SigPropagati on: for i in 1 to 2*N_BIT–2 generate
sig_prop_tail(1)(9+i) <= sig_prop_horiz(COLUMNS*(COLUMNS+1)/2 + i);
end generate;

sig_prop_tail(0)(9) <= Rst_prop_in(2*N_BIT–2);
Rst_prop_out(2*N_BIT–2) <= sig_prop_tail(0)(8);
sig_prop_tail(0)(7) <= Rst_prop_in(6*N_BIT–6);
sig_prop_tail(0)(5) <= Rst_prop_in(6*N_BIT–5);
sig_prop_tail(0)(3) <= Rst_prop_in(6*N_BIT–4);
Rst_prop_out(4*N_BIT–4) <= sig_prop_tail(0)(6);
Rst_prop_out(4*N_BIT–3) <= sig_prop_tail(0)(4);
end behavior;

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.MENML.package.all;

entity MAC_1D_input_cond is
port(Data_in: in std_logic;
    clkA, clkB, clkC, clkD: in std_logic;
    n_mag: out natural := init_natural;
    n_zones: out natural := init_natural;
    AREA_EFF: out natural;
    AREA_TOT: out natural;
    Er: out natural;
    Ec: out natural);
end entity MAC_1D_input_cond;

architecture struct of MAC_1D_input_cond is
[...] -- Components definitions

-- Vectors of natural for magnets and cell count, area and energy evaluation
type natural_vector is array (natural range <>) of natural;
signal n_mag, n_zones, area_eff, area_tot, Er, Ec : natural_vector;
signal propagation : std_logic_vector(N_BIT\text{3\char13}1 downto 0);

begin
  -- SUM OF ARRAYS OF NATURAL ELEMENTS
  -- This process sums up the values of n_mag, n_zones, area_eff, area_tot, Er, Ec of every
  -- standard cell instantiated.

  N_mag_sum: process (n_mag, n_zones, area_eff, area_tot, Er, Ec)
  variable n_nat_mag, n_nat_zones, nat_area_eff, nat_area_tot, nat_Er, nat_Ec:
  natural_vector (n_mag'length - 1 downto 0) := (others => init_natural);
  variable sum_n_mag, sum_n_zones, sum_area_eff, sum_area_tot, sum_Er, sum_Ec:
  natural := init_natural;

  variable sum_tot_n_mag, sum_tot_n_zones, sum_tot_area_eff, sum_tot_area_tot,
  sum_tot_Er, sum_tot_Ec: natural := init_natural;
  begin
    n_nat_mag := n_mag;
    n_nat_zones := n_zones;
    nat_area_eff := area_eff;
    nat_area_tot := area_tot;
    nat_Er := Er;
    nat_Ec := Ec;

    sum_n_mag := 0;
    sum_n_zones := 0;
    sum_area_eff := 0;
    sum_area_tot := 0;
    sum_Er := 0;
    sum_Ec := 0;
    for i in 0 to n_mag'length - 1 loop
      sum_n_mag := sum_n_mag + n_nat_mag(i);
      sum_n_zones := sum_n_zones + n_nat_zones(i);
      sum_area_eff := sum_area_eff + nat_area_eff(i);
      sum_area_tot := sum_area_tot + nat_area_tot(i);
      sum_Er := sum_Er + nat_Er(i);
      sum_Ec := sum_Ec + nat_Ec(i);
    end loop;

    sum_tot_n_mag := sum_n_mag * INTERCONNECT\text{OVERHEAD};
    sum_tot_n_zones := sum_n_zones * INTERCONNECT\text{OVERHEAD};
    sum_tot_area_eff := sum_area_eff * INTERCONNECT\text{OVERHEAD};
    sum_tot_area_tot := sum_area_tot * INTERCONNECT\text{OVERHEAD};
    sum_tot_Er := sum_Er * INTERCONNECT\text{OVERHEAD};
    sum_tot_Ec := sum_Ec * INTERCONNECT\text{OVERHEAD};

    n_mag <= sum_tot_n_mag;
    n_zones <= sum_tot_n_zones;
    area_eff <= sum_tot_area_eff;
    area_tot <= sum_tot_area_tot;
    Er <= sum_tot_Er;
    Ec <= sum_tot_Ec;
  end process;

  propagation(1) <= Data_in;
  Data_out(2*N_BIT\text{3\char13}2) <= propagation(N_BIT\text{3\char13}2);

  Input\text{Conditioning}: for i in 0 to N_BIT-2 generate -- parte dal basso
  InCondElement: MAC_{1D}\text{input\_cond\_element} generic map (i)

  port map
  ( prop_vect_in_up => propagation(i\text{3\char13}1 downto i\text{3\char13}3),
    prop_vect_out_up => propagation(i\text{3\char13}3+2),
    ...)
A.3.3 Serial MAC

This section contains the top entity MAC_0D_8bit of the 8-bit Serial MAC, together with the listing of its shared Adder MAC_0D_Adder_8bit.

Listing A.29. Top entity of the 8-bit Serial MAC: MAC_0D_8bit.
\[ \begin{align*}
\text{begin} & \quad \text{prop\_matrix}(0)(2) \leftarrow \text{Ctrl\_results}; \\
\text{prop\_matrix}(\text{N\_BIT})(8) \leftarrow \text{Acc\_in}; \\
\text{prop\_matrix}(\text{N\_BIT})(9) \leftarrow \text{Rst\_acc\_new}; \\
\text{Acc\_out} \leftarrow \text{prop\_matrix}(\text{N\_BIT})(0); \\
\text{Partials\_out} \leftarrow \text{prop\_matrix}(\text{N\_BIT})(1); \\
\text{El: for } i \text{ in } 0 \text{ to } \text{N\_BIT}-1 \text{ generate} & \\
\text{MAC\_Body: MAC\_0D\_body \&bit \ generic \ map(ELEMENT} \Rightarrow i) \\
\text{port map(} & \\
\text{DataA} \Rightarrow \text{DataA}(i) , \text{DataB} \Rightarrow \text{DataB}(i) , \\
\text{Feedback\_ctrl} \Rightarrow \text{Feedback\_ctrl}(i) , \text{Carry\_rst} \Rightarrow \text{Carry\_rst}(i), \\
\text{Result} \Rightarrow \text{Results}(i), \\
\text{prop\_left\_in} \Rightarrow \text{prop\_matrix}(i)(7 \text{ downto } 0), \\
\text{prop\_right\_in} \Rightarrow \text{prop\_matrix}(i+1)(13 \text{ downto } 8), \\
\text{prop\_left\_out} \Rightarrow \text{prop\_matrix}(i)(13 \text{ downto } 8), \\
\text{prop\_right\_out} \Rightarrow \text{prop\_matrix}(i+1)(7 \text{ downto } 0), \\
\text{clkA} \Rightarrow \text{clkA} , \text{clkB} \Rightarrow \text{clkB} , \text{clkC} \Rightarrow \text{clkC} , \text{clkD} \Rightarrow \text{clkD}, \\
\text{n\_mag} \Rightarrow \text{n\_mag\_vect}(i+1) , \text{n\_zones} \Rightarrow \text{n\_zones\_vect}(i+1), \\
\text{Area\_eff} \Rightarrow \text{Area\_eff\_vect}(i+1) , \text{Area\_tot} \Rightarrow \text{Area\_tot\_vect}(i+1), \\
\text{Er} \Rightarrow \text{Er\_vect}(i+1) , \text{Ec} \Rightarrow \text{Ec\_vect}(i+1) \}; \\
\text{end generate}; \\
\text{Shared\_FA: MAC\_0D\_Adder\&bit} \\
\text{port map(} & \\
\text{Partials\_out} \Rightarrow \text{Partials\_out} , \text{Acc\_out} \Rightarrow \text{Acc\_out} , \\
\text{Acc\_rst} \Rightarrow \text{Acc\_rst} , \text{Carry\_rst} \Rightarrow \text{Carry\_rst\_shared\_FA}, \\
\text{Acc\_in} \Rightarrow \text{Acc\_in} , \text{Results\_serial} \Rightarrow \text{Results\_serial} , \\
\text{clkA} \Rightarrow \text{clkA} , \text{clkB} \Rightarrow \text{clkB} , \text{clkC} \Rightarrow \text{clkC} , \text{clkD} \Rightarrow \text{clkD}, \\
\text{n\_mag} \Rightarrow \text{n\_mag\_vect}(\text{N\_BIT}+1) , \text{n\_zones} \Rightarrow \text{n\_zones\_vect}(\text{N\_BIT}+1), \\
\text{Area\_eff} \Rightarrow \text{Area\_eff\_vect}(\text{N\_BIT}+1) , \text{Area\_tot} \Rightarrow \text{Area\_tot\_vect}(\text{N\_BIT}+1), \\
\text{Er} \Rightarrow \text{Er\_vect}(\text{N\_BIT}+1) , \text{Ec} \Rightarrow \text{Ec\_vect}(\text{N\_BIT}+1) \}; \\
\text{SUM of ARRAYS of NATURAL ELEMENTS} \\
\text{This process sums up the values of } \text{n\_mag} , \text{n\_zones} , \text{area\_eff} , \text{area\_tot} , \text{Er} , \text{Ec} \\
\text{of every standard cell instantiated}.
\text{Results are given as outputs of this "PE\_galois" component}.
\text{N\_mag\_sum: process (n\_mag\_vect , n\_zones\_vect , area\_eff\_vect , area\_tot\_vect , Er\_vect , Ec\_vect)} \\
\text{variable n\_nat\_mag , n\_nat\_zones , nat\_area\_eff , nat\_area\_tot , nat\_Er , nat\_Ec: } \\
\text{natural\_vector (n\_mag\_vect\_length-1 downto 0) := (others} \Rightarrow \text{init\_natural}; \\
\text{variable sum\_n\_mag , sum\_n\_zones , sum\_area\_eff , sum\_area\_tot , sum\_Er , sum\_Ec: } \text{natural} \\
\text{:= }\text{init\_natural}; \\
\text{variable sum\_tot\_n\_mag , sum\_tot\_n\_zones , sum\_tot\_area\_eff , sum\_tot\_area\_tot , sum\_tot\_Er , sum\_tot\_Ec: } \text{natural} \\
\text{:= init\_natural}; \\
\text{begin} & \\
\text{n\_nat\_mag} \leftarrow \text{n\_mag\_vect}; \\
\text{n\_nat\_zones} \leftarrow \text{n\_zones\_vect}; \\
\text{nat\_area\_eff} \leftarrow \text{area\_eff\_vect}; \\
\text{nat\_area\_tot} \leftarrow \text{area\_tot\_vect}; \\
\text{nat\_Er} \leftarrow \text{Er\_vect}; \\
\text{nat\_Ec} \leftarrow \text{Ec\_vect}; \\
\text{sum\_n\_mag} \leftarrow 0 ; \text{sum\_n\_zones} \leftarrow 0 ; \text{sum\_area\_eff} \leftarrow 0; \\
\text{sum\_area\_tot} \leftarrow 0; \text{sum\_Er} \leftarrow 0; \text{sum\_Ec} \leftarrow 0;
\end{align*} \]
for i in 0 to n_mag_vector'length - 1 loop
  sum_n_mag := sum_n_mag + n_nat_mag(i);
  sum_n_zones := sum_n_zones + n_nat_zones(i);
  sum_area_eff := sum_area_eff + n_area_eff(i);
  sum_area_tot := sum_area_tot + n_area_tot(i);
  sum_Er := sum_Er + n_Er(i);
  sum_Ec := sum_Ec + n_Ec(i);
end loop;
sum_tot_n_mag := sum_n_mag * INTERCONNECT_OVERHEAD;
sum_tot_n_zones := sum_n_zones * INTERCONNECT_OVERHEAD;
sum_tot_area_eff := sum_area_eff * INTERCONNECT_OVERHEAD;
sum_tot_area_tot := sum_area_tot * INTERCONNECT_OVERHEAD;
sum_tot_Er := sum_Er * INTERCONNECT_OVERHEAD;
sum_tot_Ec := sum_Ec * INTERCONNECT_OVERHEAD;

n_mag <= sum_tot_n_mag;
n_zones <= sum_tot_n_zones;
area_eff <= sum_tot_area_eff;
area_tot <= sum_tot_area_tot;
Er <= sum_tot_Er;
Ec <= sum_tot_Ec;
end process;
end architecture;

Listing A.30. Shared adder: MAC_0D_Adder_8bit.

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use work.MENML_package.all;

entity MAC_0D_Adder_8bit is
  port(Partials_out, Acc_out: in std_logic;
       Acc_rst, Carry_rst: in std_logic;
       Acc_in, Results_serial: out std_logic;
       clkA, clkB, clkC, clkD: in std_logic;
       n_mag: out natural := init_natural;
       n_zones: out natural := init_natural;
       AREA_EFF: out natural;
       AREA_TOT: out natural;
       Er: out natural;
       Ec: out natural);
end MAC_0D_Adder_8bit;

architecture behavior of MAC_0D_Adder_8bit is
  -- Components definition

  -- Vectors of natural for magnets and cell count, area and energy evaluation
  type natural_vector is array (natural range <>) of natural;
  signal n_mag_vector, n_zones_vector, area_eff_vector, area_tot_vector, Er_vector, Ec_vector:
  natural_vector (49 downto 1) := (others => init_natural);

  -- Connections among cells
  signal D1_1d, D1_1d2, B1_2d, D1_3d, B1_4d, A2_1d, C2_2d, C2_2d2, A2_3d, C2_4d, C2_4d2, C2_5d, std_logic;
  signal B3_1d, B3_1d2, D3_2d, D3_2d2, B3_3d, B3_3d2, D3_4d, D3_4d2, C4_1d, A4_2d, A4_2d2, C4_3d, C4_3d2, A4_4d, A4_4d2, C4_5d: std_logic;
begin
  sum of arrays of natural elements
  -- This process sums up the values of n_mag, n_zones, area eff, area tot, Er, Ec
  -- of every standard cell instantiated.
  -- Results are given as outputs of this "PE galois" component.

  n_mag_sum: process (n_mag vect, n_zones vect, area eff vect, area tot vect, Er vect, Ec vect)
  variable n_nat_mag, n_nat_zones, nat_area eff, nat_area tot, nat Er, nat Ec:
  natural vector (n_mag_vect'length-1 downto 0) := (others => init natural);
  variable sum_n_mag, sum_n_zones, sum_area eff, sum_area tot, sum Er, sum Ec: natural
  := init natural;
  variable sum_tot_n_mag, sum_tot_n_zones, sum_tot_area eff, sum_tot_area tot,
  sum_tot Er, sum_tot Ec: natural := init natural;
begin
  n_nat_mag := n_mag_vect;
  n_nat_zones := n_zones_vect;
  nat_area eff := area eff vect;
  nat_area tot := area tot vect;
  nat Er := Er vect;
  nat Ec := Ec vect;
  sum_n_mag := 0; sum_n_zones := 0; sum_area eff := 0; sum_area tot := 0; sum Er := 0;
  sum Ec := 0;
for i in 0 to n_mag_vect'length-1 loop
  sum_n_mag := sum_n_mag + n_nat_mag(i);
  sum_n_zones := sum_n_zones + n_nat_zones(i);
  sum_area eff := sum_area eff + nat_area eff(i);
  sum_area tot := sum_area tot + nat_area tot(i);
  sum Er := sum Er + nat Er(i);
  sum Ec := sum Ec + nat Ec(i);
end loop;
  sum_tot_n_mag := sum_n_mag * INTERCONNECT OVERHEAD;
  sum_tot_n_zones := sum_n_zones * INTERCONNECT OVERHEAD;
  sum_tot_area eff := sum_area eff * INTERCONNECT OVERHEAD;
  sum_tot_area tot := sum_area tot * INTERCONNECT OVERHEAD;
  sum_tot Er := sum Er * INTERCONNECT OVERHEAD;
  sum_tot Ec := sum Ec * INTERCONNECT OVERHEAD;
  n_mag <= sum_tot_n_mag;
  n_zones <= sum_tot_n_zones;
  area eff <= sum_tot_area eff;
  area tot <= sum_tot_area tot;
  Er <= sum_tot Er;
  Ec <= sum_tot Ec;
end process;

C6_1d <= Partial out;
C8_1d <= Acc out;
A10_5d2 <= Acc rat;
D1_1d <= Carry rat;
--- STANDARD CELLS INSTANTIATIONS ---

Labels have the following form: (letter)(number),(number)
---

The letter is the clock phase, first number the relative row within the PE,
second number the relative column within the PE
---

In order to assign signals _d or _d2 to a cell I follow this sequence:
---

_up_left, up_right, down_left, down_right
---

---Row1

D1_1: and_wire_rx generic map(D,1,1,DOWN,ZONE_H,ZONE_L)

port map(D1_1d,D1_1d2,clkD,A2_1d,n_mag_vect(1),n_zones_vect(1),area_eff_vect(1),
area_tot_vect(1),Er_vect(1),Ec_vect(1));

B1_2: short_wire_horiz generic map(B,1,2,DOWN,ZONE_H,ZONE_L)

port map(B1_2d,clkB,C2_2d,n_mag_vect(2),n_zones_vect(2),area_eff_vect(2),
area_tot_vect(2),Er_vect(2),Ec_vect(2));

D1_3: short_wire_horiz generic map(D,1,3,DOWN,ZONE_H,ZONE_L)

port map(D1_3d,clkD,A2_3d,n_mag_vect(3),n_zones_vect(3),area_eff_vect(3),
area_tot_vect(3),Er_vect(3),Ec_vect(3));

B1_4: short_wire_horiz generic map(B,1,4,DOWN,ZONE_H,ZONE_L)

port map(B1_4d,clkB,C2_4d,n_mag_vect(4),n_zones_vect(4),area_eff_vect(4),
area_tot_vect(4),Er_vect(4),Ec_vect(4));

---Row2

A2_1: short_wire_vert generic map(A,2,1,RX,ZONE_H,ZONE_L)

port map(A2_1d,clkA,B3_1d,n_mag_vect(6),n_zones_vect(6),area_eff_vect(6),
area_tot_vect(6),Er_vect(6),Ec_vect(6));

C2_2: double_wire_horiz generic map(C,2,2,ZONE_H,ZONE_L)

port map(C2_2d,C2_2d2,clkC,D1_1d2,D3_2d,n_mag_vect(7),n_zones_vect(7),area_eff_vect(7),
area_tot_vect(7),Er_vect(7),Ec_vect(7));

A2_3: double_wire_horiz generic map(A,2,3,ZONE_H,ZONE_L)

port map(A2_3d,A2_3d2,clkA,B1_2d,B3_3d,n_mag_vect(8),n_zones_vect(8),area_eff_vect(8),
area_tot_vect(8),Er_vect(8),Ec_vect(8));

C2_4: double_wire_horiz generic map(C,2,4,ZONE_H,ZONE_L)

port map(C2_4d,C2_4d2,clkC,D1_3d,D3_4d,n_mag_vect(9),n_zones_vect(9),area_eff_vect(9),
area_tot_vect(9),Er_vect(9),Ec_vect(9));

A2_5: short_wire_vert generic map(A,2,5,LX,ZONE_H,ZONE_L)

port map(A2_5d,clkA,B1_4d,n_mag_vect(10),n_zones_vect(10),area_eff_vect(10),
area_tot_vect(10),Er_vect(10),Ec_vect(10));

---Row3

B3_1: double_wire.vert generic map(B,3,1,ZONE_H,ZONE_L)

port map(B3_1d,B3_1d2,clkB,C4_1d,C2_2d2,n_mag_vect(11),n_zones_vect(11),
area_eff_vect(11),area_tot_vect(11),Er_vect(11),Ec_vect(11));

D3_2: double_wire_horiz generic map(D,3,2,ZONE_H,ZONE_L)

port map(D3_2d,D3_2d2,clkD,A2_3d2,A4_2d,n_mag_vect(12),n_zones_vect(12),
area_eff_vect(12),area_tot_vect(12),Er_vect(12),Ec_vect(12));

B3_3: double_wire_horiz generic map(B,3,3,ZONE_H,ZONE_L)

port map(B3_3d,B3_3d2,clkB,C2_4d2,C4_4d,n_mag_vect(13),n_zones_vect(13),
area_eff_vect(13),area_tot_vect(13),Er_vect(13),Ec_vect(13));

D3_4: double_wire_horiz generic map(D,3,4,ZONE_H,ZONE_L)

port map(D3_4d,D3_4d2,clkD,A2_4d,A4_4d,n_mag_vect(14),n_zones_vect(14),area_eff_vect(14),
area_tot_vect(14),Er_vect(14),Ec_vect(14));

---Row4

C4_1: short_wire_vert generic map(C,4,1,RX,ZONE_H,ZONE_L)

port map(C4_1d,clkC,D5_1d,n_mag_vect(15),n_zones_vect(15),area_eff_vect(15),
area_tot_vect(15),Er_vect(15),Ec_vect(15));

A4_2: double_wire_horiz generic map(A,4,2,ZONE_H,ZONE_L)

port map(A4_2d,A4_2d2,clkA,B3_1d2,B5_2d,n_mag_vect(16),n_zones_vect(16),
area_eff_vect(16),area_tot_vect(16),Er_vect(16),Ec_vect(16));
C4:3: double_wire_horiz generic map(C, 4, 3, ZONE_H, ZONE_L)
port map(C4d, C4d2, clkC, D3d2, D5d3, n_mag_vect(17), n_zones_vect(17),
area_eff_vect(17), area_tot_vect(17), Er_vect(17), Ec_vect(17));
A4:4: double_wire_horiz generic map(A, 4, 4, ZONE_H, ZONE_L)
port map(A4d, A4d2, clkA, B3d2, B5d4, n_mag_vect(18), n_zones_vect(18),
area_eff_vect(18), area_tot_vect(18), Er_vect(18), Ec_vect(18));
C4:5: short_wire_vert generic map(C, 4, 5, LX, ZONE_H, ZONE_L)
port map(C4d, clkC, D3d2, n_mag_vect(19), n_zones_vect(19), area_eff_vect(19),
area_tot_vect(19), Er_vect(19), Ec_vect(19));

---Row5---
D5:1: double_wire_horiz generic map(D, 5, 1, ZONE_H, ZONE_L)
port map(D5d1, D5d2, clkD, A4d2, A6d2, n_mag_vect(20), n_zones_vect(20),
area_eff_vect(20), area_tot_vect(20), Er_vect(20), Ec_vect(20));
B5:2: crosswire generic map(B, 5, 2, ZONE_H, ZONE_L)
port map(B5d2, B5d3, clkB, C4d2, C6d3, n_mag_vect(21), n_zones_vect(21),
area_eff_vect(21), area_tot_vect(21), Er_vect(21), Ec_vect(21));
D5:3: double_wire_horiz generic map(D, 5, 3, ZONE_H, ZONE_L)
port map(D5d3, D5d4, clkD, A4d4, A6d4, n_mag_vect(22), n_zones_vect(22),
area_eff_vect(22), area_tot_vect(22), Er_vect(22), Ec_vect(22));
B5:4: or_wire_lx generic map(B, 5, 4, UP, ZONE_H, ZONE_L)
port map(B5d4, B5d5, clkB, C4d5, n_mag_vect(23), n_zones_vect(23), area_eff_vect(23),
area_tot_vect(23), Er_vect(23), Ec_vect(23));

---Row6---
C6:1: wire2outputs generic map(C, 6, 1, RX_DOWN, ZONE_H, ZONE_L)
port map(C6d1, clkC, D5d2, D7d1, n_mag_vect(25), n_zones_vect(25), area_eff_vect(25),
area_tot_vect(25), Er_vect(25), Ec_vect(25));
A6:2: crosswire generic map(A, 6, 2, ZONE_H, ZONE_L)
port map(A6d2, A6d4, clkA, B5d2, B7d4, n_mag_vect(26), n_zones_vect(26),
area_eff_vect(26), area_tot_vect(26), Er_vect(26), Ec_vect(26));
C6:3: wire2outputs generic map(C, 6, 3, RX_UP, ZONE_H, ZONE_L)
port map(C6d3, clkC, D5d3, D7d3, n_mag_vect(27), n_zones_vect(27), area_eff_vect(27),
area_tot_vect(27), Er_vect(27), Ec_vect(27));
A6:4: crosswire generic map(A, 6, 4, ZONE_H, ZONE_L)
port map(A6d4, A6d5, clkA, B5d4, B7d4, n_mag_vect(28), n_zones_vect(28),
area_eff_vect(28), area_tot_vect(28), Er_vect(28), EcVect(28));

---Row7---
D7:1: and2outputs_lx generic map(D, 7, 1, ZONE_H, ZONE_L)
port map(D7d1, D7d2, clkD, A6d2, A8d2, n_mag_vect(30), n_zones_vect(30),
area_eff_vect(30), area_tot_vect(30), Er_vect(30), Ec_vect(30));
B7:2: or_wire_lx generic map(B, 7, 2, DOWN, ZONE_H, ZONE_L)
port map(B7d2, B7d3, clkB, C8d4, n_mag_vect(31), n_zones_vect(31), area_eff_vect(31),
area_tot_vect(31), Er_vect(31), Ec_vect(31));
D7:3: and2outputs_lx generic map(D, 7, 3, ZONE_H, ZONE_L)
port map(D7d3, D7d4, clkD, A6d4, A8d4, n_mag_vect(32), n_zones_vect(32),
area_eff_vect(32), area_tot_vect(32), Er_vect(32), Ec_vect(32));
B7:4: or_wire_lx generic map(B, 7, 4, DOWN, ZONE_H, ZONE_L)
port map(B7d4, B7d5, clkB, C8d5, n_mag_vect(33), n_zones_vect(33), area_eff_vect(33),
area_tot_vect(33), Er_vect(33), Ec_vect(33));

---Row8---
C8:1: wire2outputs generic map(C, 8, 1, RX_DOWN, ZONE_H, ZONE_L)
port map(C8d1, clkC, D7d2, D9d1, n_mag_vect(35), n_zones_vect(35), area_eff_vect(35),
area_tot_vect(35), Er_vect(35), Ec_vect(35));
A8:2: crosswire generic map(A, 8, 2, ZONE_H, ZONE_L)
port map(A8d2, A8d4, clkA, B7d2, B9d3, n_mag_vect(36), n Zones_vect(36),
area_eff_vect(36), area_tot_vect(36), Er_vect(36), Ec_vect(36));
C8:3: and2outputs_lx generic map(C, 8, 3, ZONE_H, ZONE_L)
port map(C8d3, C8d4, clkC, D7d2, D9d3, n_mag_vect(37), n Zones_vect(37),
area_eff_vect(37), area_tot_vect(37), Er_vect(37), Ec_vect(37));
A8:4: crosswire generic map(A, 8, 4, ZONE_H, ZONE_L)
A.4 Testbench template

This section contains the Testbench used for testing the Parallel MAC without interleaving. It has the same structure as all the other testbench used. After defining the clock and reset signals, the input signals are acquired from a text file containing 100 random numbers in the required range. They are fed to the circuit and after the right amount of time the circuit’s
output, as well as the information on area and energy, are written into another text file. The output results will be compared afterwards to a file containing the expected results.

Listing A.31. Testbench template.

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_arith.all;
use ieee.math_real.all;
use work.MENML.package.all;
library std;
use std.textio.all; -- For txt file handling
use ieee.std_logic_textio.all;

entity tb_MAC_Nbit is
end tb_MAC_Nbit;

architecture behavior of tb_MAC_Nbit is
component MAC_N_bit is
port(A,B: in std_logic_vector (N_BIT-1 downto 0);
    reset: in std_logic;
    MAC_result: out std_logic_vector (2*N_BIT-1 downto 0);
    MACCo: out std_logic;
    clk, clkA, clkB, clkC, clkD: in std_logic;
    n_mag: out natural := init_natural;
    n_zones: out natural := init_natural;
    AREA_EFF: out natural;
    AREA_TOT: out natural;
    Er: out natural;
    Ec: out natural);
end component;

signal A,B:std_logic_vector (N_bit-1 downto 0);
signal ACC: std_logic_vector (2*N_BIT-1 downto 0);
signal clk, clkA, clkB, clkC, clkD, reset, Carry_out: std_logic;
signal n_mag, n_zones, AREA_EFF, AREA_TOT, Er, Ec: natural;

begin
    -- CLOCK GENERATION
    -- Clock zones have clock with DC of 35%, and overlap with the contiguous PhaseA_process: process
    begin
        clkA <= '1';
        wait for 3 ns;
        clkA <= '0';
        wait for 6.5 ns;
        clkA <= '1';
        wait for 0.5 ns;
    end process;

    PhaseB_process: process
    begin
        clkB <= '0';
        wait for 2 ns;
        clkB <= '1';
        wait for 3.5 ns;
```
clkB <= '0';
wait for 4.5 ns;
end process;

PhaseC_process: process
begin
  clkC <= '0';
  wait for 4.5 ns;
  clkC <= '1';
  wait for 3.5 ns;
  clkC <= '0';
  wait for 2 ns;
end process;

PhaseD_process: process
begin
  clkD <= '1';
  wait for 0.5 ns;
  clkD <= '0';
  wait for 6.5 ns;
  clkD <= '1';
  wait for 3 ns;
end process;

--- RESET GENERATION ---
data_process: process
begin
  reset <= '0';
  wait for 5*CLK_PERIOD;
  loop
    reset <= '1';
    wait for CLK_PERIOD;
  end loop;
end process;

--- The data generation process takes the data from the "test_vector.x" file, where x can be 4, 8, 16 or 32. The data, taken from the file, was generated by MatLab using the function "rand", followed by some manipulations in order to have integers in the correct range. The name of the file has to be changed in FILE_OPEN(,,) according to the number of bits. --- The number of test vector is always 1000.--- Data generate: process
variable dataA, dataB: std_logic_vector (N_bit-1 downto 0);
variable good: boolean;
variable InLine : line;
variable line_content: std_logic_vector (2*N_bit-1 downto 0);
file test_vectors : text;
variable LineNumber : integer :=0;
bEGIN
FILE_OPEN (test_vectors, "test_vectors/test_vec_4.txt", READMODE);
for i in 0 to 1000 loop
  dataA:= (others => '0');
  dataB:= (others => '0');
  readline (test_vectors, InLine);
  read (InLine, line_content);
  for k in 0 to N_BIT-1 loop
    dataA(k):=line_content(k);
    dataB(k):=line_content(N_bit+k);
end loop;
A<=dataA;
B<=dataB;
wait for 5*CLK_PERIOD;
end loop;
file_close(test_vectors);
end process;

--- INSTANTIATION OF THE MULTIPLIER ---
MAC: MAC_N_bit
port map(A=>A,
B=>B, reset=>reset, MAC_result=>ACC, MAC_Co=>Carry_out,
clk=>clk, clkA=>clkA, clkB=>clkB, clkC=>clkC, clkD=>clkD,
n_mag=>n_mag, n_zones=>n_zones,
area_eff=>area_eff, area_tot=>area_tot,
Er=>Er, Ec=>Ec);

--- RESULTS WRITING ---
The results are written in a file called "Results". At the end of the simulation the stored
values have to be compared with the ones computed by MatLab. These were saved in the
files named
"result_x" in the same folder; also in this case x can be 4, 8, 16 or 32. Concerning the
simulation times, they are 50.28 us, 50.56 us, 51.12 us and 52.24 microseconds for 4, 8, 16 and
32 case respectively.
Writing_file_process : process
begin
wait for 28*CLK_PERIOD+(N_BIT-4)*7*CLK_PERIOD; -- wait until the first bit of the
result is available
loop
for ind in 2*N_BIT-1 downto 0 loop
result(ind):=ACC(ind);
end loop;
file_open(outfile,"Results/results.txt",APPEND_MODE);
write(MsgLine, result);
write_line(outfile,MsgLine);
wait for 5*CLK_PERIOD;
end loop;
end process;

--- Write in a file Energy and Area ---
Writing : process
begin
wait for 50 ns;
file_open(outfile,"Results/area_energy.txt",APPEND_MODE);
write(outline,n_mag); -- write the line.
write_line(outfile,outline); -- write the contents into the file
write(outline,n_zones); -- write the line.
write_line(outfile,outline); -- write the contents into the file
write (outline, real (AREA_EFF) / 1.0e+06); — write the line.
write (outline, outfile, outline); — write the contents into the file
write (outline, real (AREA_TOT) / 1.0e+06); — write the line.
write (outfile, outline); — write the contents into the file
write (outline, real (Er) / 1.0e+09); — write the line.
write (outfile, outline); — write the contents into the file
file_close (outfile);
end process;
end behavior;


33. Atulasimha, J. and Bandyopadhyay, S.: Hybrid spintronic/straintronics: A super energy
efficient computing scheme based on interacting multiferroic nanomagnets. In 12th IEEE

34. Giri, D., Vacca, M., Causapruno, G., Rao, W., Graziano, M., and Zamboni, M.: A stan-
Architectures (NANOARCH), pages 65–70, Jul. 2014.

35. Vacca, M., Graziano, M., Chiolerio, A., Lamberti, A., Laurenti, M., Balma, D., Enrico, E.,
Logic Circuits. In Field-Coupled Nanocomputing, eds. N. G. Anderson and S. Bhanja,

36. Fashami, M. S., Atulasimha, J., and Bandyopadhyay, S.: Magnetization dynamics, through-
put and energy dissipation in a universal multiferroic nanomagnetic logic gate with fan-in
and fan-out. Nanotechnology, 23(10), February 2012.

37. Vacca, M., Graziano, M., and Zamboni, M.: Nanomagnetic Logic Microprocessor: Hierar-

Design Process Methodologies into the QCA Logic Design Process. IEEE Transaction on

2005.

40. Vacca, M., Frache, S., Graziano, M., Riente, F., Turvani, G., Roch, M., and Zamboni,
M.: ToPoliNano: NanoMagnet Logic Circuits Design and Simulation. In Field-Coupled
Nanocomputing, eds. N. G. Anderson and S. Bhanja, Lecture Notes in Comput. Science,


VITA

NAME Davide Giri

EDUCATION
B.S., IT Engineering, Politecnico di Torino, Italy, 2012
M.S., Electronic Engineering, Politecnico di Torino, Italy, 2014
M.S., Electrical and Computer Engineering, UIC, 2015

HONORS
Politong mobility scholarship for Special Program, 2010-2011
TOP-UIC mobility scholarship for Special program, 2013

PUBLICATIONS